
# WESTERN DIGITAL

# WD1000 Winchester Disk Controller



#### **FEATURES**

- BUILT-IN DATA SEPARATOR
- BUILT-IN WRITE PRECOMPENSATION LOGIC
- DATA RATES UP TO 5 MBITS/SEC
- CONTROL FOR UP TO 4 DRIVES
- CONTROL FOR UP TO 8 R/W HEADS
- 1024 CYLINDER ADDRESSING RANGE
- 256 SECTOR ADDRESSING RANGE
- CRC GENERATION/VERIFICATION
- AUTOMATIC FORMATTING
- 128, 256, OR 512 BYTES PER SECTOR (ROM SELECTABLE)
- UNLIMITED SECTOR INTERLEAVE CAPABILITY
- OVERLAP SEEK CAPABILITY
- IMPLIED SEEK ON ALL COMMANDS
- AUTOMATIC RETRIES ON ALL ERRORS
- AUTOMATIC RESTORE AND RE-SEEK ON SEEK ERROR
- 8-BIT HOST INTERFACE
- 0°C to 50°C OPERATION

#### **GENERAL DESCRIPTION**

The WD 1000 is a stand-alone, general purpose Winchester controller board designed to interface up to four Winchester disk drives to a host processor. The drive signals are based upon the floppy look-alike interface available on the Shugart Associates' SA 1000, the Seagate Technology ST506, the Quantum Q2000, and other compatible drives. All necessary buffers and receivers/drivers are included on the board to allow direct connection to the drive. Either a 34 pin (51/4" drive) or 50 pin (8" drive) connector is provided, as well as four 20 pin data connectors.

Communications to and from the host computer are made via a separate computer access port. This port consists mainly of an 8 bit bi-directional bus and appropriate control signals. All data to be written to or read from the disk, status information, and macro cammands are transferred via this 8 bit bus. An on board sector buffer allows data transfers to the host computer independent of the actual data transfer rate of the drive.

The WD1000 is based upon a proprietary chip set, the WD1100, specifically designed for Winchester Control.

#### **ORGANIZATION**

The WD1000 has seven on board connectors. These connectors consist of a power connector, host interface connector, drive control connector, and four high speed data cable connectors.


The drive control cable is daisy-chained to each of the four drives. Although there is space for two drive control connectors, only one would normally be used for any particular configuration.

The drive data connectors carry differential signals and are radially connected. Up to four drives can be accommodated by the WD1000.

The host interface connector provides interface signals that are compatible with most microprocessors and minicomputers.

# WD1100

For those who want to design their own board around the WD1100 chip set, Western Digital can provide schematics, artwork, and programming information. Western Digital also has a complete staff of Applications Engineers to provide additional support. For further information please contact your local representative, or our main plant listed on page 8.



# **WD1000 BLOCK DIAGRAM**

#### **SPECIFICATIONS**

Encoding method: MFM
Cylinders per Head: Up to 1024

Sectors per Track: Up to 256 (512 byte sec)

Heads: 8
Drive Selects: 4

Step rate: 10 uS to 7.5 mS (0.5 mS increments)

Data Transfer Rate: 4.34 Mbits/sec or 5.000 Mbits/sec

Write Precomp Time: 10 nanoseconds

Sectoring: Soft

Host Interface: 8 Bit bi-directional bus
Drive Capability: 10 "LS" Loads
Drive Cable Length: 10 ft. (3 M) max.
Host Cable Length: 3 ft. (1 M) max.

Power Requirements:  $+5V \pm 5\%$ , 3.0A Max. (2.5A typ.) -8 to -18V, 50 mA\*

**Ambient Temperature** 

Operating: 0°C to 50°C (32 F to 122 F)
Relative Humidity: 20% to 80%

MTBF: 10,000 POH
MTTR: 30 minutes
Length: 9.9 in. (24.9 cm)
Width: 6.8 in. (17.1 cm)
Height: 0.75 in. (1.9 cm)

Mounting Centers: 6.375 x 9.375 in. (16 x 23.6 cm)

#### HOST INTERFACING

The WD1000 is designed to easily interface to most micro computers and mini-computers. All interfacing is done through the Host Interface Connector (J5). The interface is very similar to Western Digital's family of Floppy Disk Controllers. The only exception is the inclusion of the WAIT line.

# Waits

The WAIT control line goes true whenever either of the following are true:

- The WD1000 is accessing data internally to send to the host during a read operation
- The WD1000 has not accepted the data from the host during a write operation.

The definition of the WAIT line is very similar to the WAIT signal found on many popular processors. WAIT is also similar to the REPLY signal on Western Digital and other processors.

WAIT will not necessarily make a transition for each access to the WD1000. When the WD1000 can return the requested data within 100 nS, there will be no transition of the WAIT line. This should be interpreted as an instant REPLY on Western Digital Processors.

<sup>\*</sup> Optional - V Supply Available.

If the WD1000 cannot return the requested data within 100 nS, it will assert its WAIT line. The period of the WAIT signal will vary from 750 nS to 6 uS with 1.25 uS being about average. The period of the WAIT only approaches 6 uS during a read or write which happens immediately after a command is written to the command register. This means that longer waits may be encountered during the first read or write to any WD1000 register if that first read or write happens within approximately 6 uS of a command being issued.

During the time that WAIT is asserted, the host system must hold all of its strobe and address lines stable. On write operations, the DAL lines must also be held stable.

The user can modify the timing of the wait signal by selecting a jumper. The WD1000 is shipped with a jumper (or trace) between E4 and E5. This enables waits as soon as the  $\overline{\text{CS}}$  signal is asserted. This timing is a requirement for some processors and compatible with most. If the host system requires the  $\overline{\text{WAIT}}$  signal to be asserted only when  $\overline{\text{RE}}$  or  $\overline{\text{WE}}$  are asserted in conjunction with  $\overline{\text{CS}}$ , the trace at E4 and E5 should be cut and a jumper should be installed between E4 and E3.

The Host Interface connector (J5) consists of an eight bit bi-directional bus, three bit address bus, and seven control lines. All commands, status, and data are transferred over this bus. See Table 1:

#### HOST INTERFACE CONNECTOR

TABLE 1

HOST INTERFACE CONNECTOR			TABLE 1		
SIGNAL GROUND	SIGNAL PIN	SIGNAL NAME	DESCRIPTION		
2 4 6 8 10 12 14	1 3 5 7 9 11 13	DAL0 DAL1 DAL2 DAL3 DAL3 DAL5 DAL5 DAL6 DAL7	8 bit bi-directional Data Access Lines. These lines remain in a high-impedance state whenever the CS line is inactive.		
18 20 22	17 19 21	A0 A1 A2	These three Address Lines are used to select one of eight registers in the Task File. They must remain stable during all read and write operations.		
24	23	ĒS	When Card Select is active along with RE or WE, Data is read or written via the DAL bus. CS must make a transition for each byte read from or written to the task file.		
26	25	WE	When Write Enable is active along with $\overline{\text{CS}}$ , the host may write data to a selected register of the WD1000.		
28	27	RE	When Read Enable is active along with CS, the host may read data from a selected register of the WD1000.		
30	29	WAIT	Upon receipt of a $\overline{\text{CS}}$ , the $\overline{\text{WAIT}}$ line may go active. It returns to the inactive state when the DAL lines are valid on a read, or data has been accepted on a write.		
32	31	Not Connected			
34	33	– V	Optional – V input from host supplies – 8 to – 15V to the on-board – 5 Volt regulaton (VRI). This power input is also available on J6, pin 2. – V is not required if DC/DC convertor (PSI) is used.		
36	35	INTRQ	The INTerrupt ReQuest Line is activated whenever a command has been completed. It is reset to the inactive state when the Status Register is read, or a new command is loaded via the DAL lines.		

# **HOST INTERFACE CONNECTOR (Continued)**

SIGNAL GROUND	SIGNAL PIN	SIGNAL NAME	DESCRIPTION
38	37	DRQ	The Data ReQuest line is activated whenever the sector buffer contains data to be read by the host, or is awaiting data to be loaded by the host. This line is reset whenever the Data Register is read from or written to. The DRQ line will continue to toggle until the buffer is exausted or until a write or read is performed on the Cylinder Low register.
40	39	МR	The Master Reset line initializes all internal logic on the logic on the WD1000. Sector Number, Cylinder Number and SDH are cleared, stepping rate is set to 7.5 mS, Write Precomp is set to cylinder 128 and Sector Count is set to 1. The DRQ line is reset and the INTRQ line is set.
	41	Not Connected	
	42 43-50	Not Connected	+5V 8 power pins for regulated +5 volts. This power input is also available on J6, pin 3.
Note: Grounds			Even numbered pins (2-40) are to be used as signal grounds. Power ground is available on J6, pin 1.

# **DRIVE CONTROL CONNECTORS**

The drive control connector is a (relatively) low speed bus that is daisy chain connected to each of the drives (up to four) in the system. To properly terminate each TTL level output signal from the WD1000, the last drive in the daisy chain should have a 220/330 ohm line termination resistor pack installed. All other drives should have no termination. See Tables 2 and 3:

~ .		0011/5	CONTROL	COMMICCION	TABLES
34	PIN	DRIVE	CONTROL	CONNECTOR	TABLE 2

SIGNAL GROUND	SIGNAL PIN	1/0	SIGNAL NAME
1	2	0	RWC
3	4	0	Head Select 2
5	6	0	Write Gate
7	8	1 1	Seek Complete
9	10	1	TR000
11	12		Write Fault
13	14	0	Head Select O
15	16		NC
17	18	Ö	Head Select 1
19	20	1	Index
21	22	1	Ready
23	24	0	Step
25	26		Drive Select 1
27	28	0	Drive Select 2
29	30	0	Drive Select 3
31 .	32	0	Drive Select 4
33	34	0	Direction In
	<u> </u>		

# 50 PIN DRIVE CONTROL CONNECTOR FOR SA1000 TYPE INTERFACE. TABLE 3

	0.01.1		
SIGNAL	SIGNAL PIN	1/0	SIGNAL NAME
GROUND	PIN	1/0	NAME
1	2	0	RWC
3	4	0	Head Select 2
5	6		NC
7	8	1	Seek Complete
9	10		NC
11	12		NC
13	14	0	Head Select O
15	16		NC
17	18	0	Head Select 1
19	20	1	Index
21	22		Ready
23	24	1	NC
25	26	0	Drive Select 1
27	28	0	Drive Select 2
29	30	0	Drive Select 3
31	32	0	Drive Select 4
33	34	0	Direction In
35	36	0	Step
37	38		NC
39	40	0	Write Gate
41	42	1	TR000
43	44	1	Write Fault
45	46		NC
47	48		NC
49	50		NC

# DRIVE CONTROL SIGNAL DESCRIPTIONS

# RWC

When the Reduce Write Current line is activated with write gate, a lower write current is used to compensate for greater bit packing density on the inner cylinders. The RWC line is activated when the cylinder number is greater than or equal to four times the contents of the Write Precomp Register. This output is valid only during Write and Format commands.

# Write Gate

This output signal allows data to be written on the disk.

## Seek Complete

Informs the WD1000 that the head of the selected drive has reached the desired cylinder and has stabilized. Seek Complete is not checked after a SEEK command, thus allowing overlapped seeks.

# Track 000

Indicates that the R/W heads are positioned on the outermost cylinder. This line is sampled immediately before each step is issued.

# Write Fault

Informs the WD1000 that some fault has occurred on the selected drive. The WD1000 will not execute commands when this signal is true.

#### HS0 HS2

Head Select lines are used by the WD1000 to select a specific R/W head on the selected drive.

# Index

Is used to indicate the index point for synchronization during formatting and as a time out mechanism for retries. This signal should pulse once each rotation of the disk.

# Ready

Informs the WD1000 that the desired drive is selected and that its motor is up to speed. The WD1000 will not execute commands unless this line is true.

#### Step

This line is pulsed once for each cylinder to be stepped. The direction of the step will be determined by the DIRECTION line. The step pulse period is determined by the internal stepping rate register during implied seek operations or explicitly during Seek and Restore commands. During auto restore, the step pulse period is determined by the SEEK COMPLETE time from the drive.

#### Direction In

Determines the direction of motion of the R/W head when the step line is pulsed. A high on this line defines the direction as out and a low defines direction as in.

# DS1 DS4


These four Drive Select lines are used to select one of four possible drives.

# **DRIVE DATA CONNECTOR**

Four data connectors (J1-4) are provided for clock signals and data between the WD1000 and each drive. All lines associated with the transfer of data between the drive and the WD1000 system are differential in nature and may not be multiplexed. The data connectors are 20 pin vertical headers on tenth-inch centers that mate with Burndy #FRS20BS. The cable used should be flat ribbon cable or twisted pair with a length of less than 10 feet. The cable pin-outs are per Table 4:

## DATA CONNECTIONS AND DESCRIPTIONS TABLE 4

SIGNAL GROUND	SIGNAL PIN	1/0	SIGNAL NAME
2	1	ı	- Drive Selected
4	3		NC
6	5		NC
8	7		NC
	9	0	+ Timing Clock
	10	0	- Timing Clock
11		}	GND
12			GND
1	13	0	+ MFM Write Data
	14	0	- MFM Write Data
15			GND
16			GND
	17		+ MFM READ DATA
	18		- MFM READ DATA
19		ł	GND
20			GND



# POWER CONNECTOR

A three pin molex connector (J6) is provided for power input to the board. The customer supplied mating connector housing is Molex 03-09-1032. The pin-outs are as shown in Table 5:

TABLE 5

PIN	SIGNAL NAME
1	GROUND
2	-8 to -15 V unregulated
3	+5 V regulated

#### **COMMANDS**

The WD1000 executes five easy to use macro commands. Most commands feature automatic 'implied' seek, which means the host system need not tell the WD1000 where the R/W heads of each drive are or when to move them. The controller automatically performs all needed retries on all errors encountered including data CRC errors. If the R/W head mis-positions, the WD1000 will automatically perform a restore and a re-seek. If the error is completely unrecoverable, the WD1000 will simulate a normal completion to simplify the host system's software.

Commands are executed by loading the command byte into the Command Register while the controller is not busy. (Controller will not be busy if it has completed the previous command.) The task file must be loaded prior to issuing a command. No command will execute if the Seek Complete or Ready lines are false or if the Write Fault line is true. Normally it is not necessary to poll these signals before issuing a command. If the WD1000 receives a command that is not defined in the following table, undefined results will occur.

For ease of discussion, commands are divided into three types which are summarized in Table 6: TABLE 6

		BITS							
TYPE	COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	1	rз	r2	r <sub>1</sub>	r <sub>0</sub>
1	Seek	0	1	1	1	rз	r <sub>2</sub>	r <sub>1</sub>	ro
11	Read Sector	0	0	1	0	D	0	0	0
111	Write Sector	0	0	1	_1_	0	0	0	0
111	Format Track	0	1	0	1	0	0	0	0

## 73-70 - STEPPING RATE

0000 = 10uS	1000 = 4.0mS
0001 = 0.5 mS	1001 = 4.5mS
0010 = 1.0 mS	1010 = 5.0mS
0011 = 1.5mS	1011 = 5.5mS
0100 = 2.0 mS	1100 = 6.0mS
0101 = 2.5 mS	1101 = 6.5mS
0110 = 3.0 mS	1110 = 7.0mS
0111 = 3.5mS	1111 = 7.5mS

D = DMA Read Mode

0 = Programmed I/O Mode

1 = DMA Mode

# NOTE:

The DMA bit is used to position INTRQ in relation to DRQs during the read sector command. If the DMA bit is reset (D=0), the interrupt will occur before the first DRQ. This allows the programmed I/O host to intervene and transfer the data from the sector buffer. If the DMA bit is set (D=1), then the interrupt will occur only after the system DMA controller has transferred the entire buffer of data.

#### TYPE I COMMANDS

These commands simply position the R/W heads of the selected drive. Both commands have explicit stepping rate fields. The lower four bits of these commands form the stepping rate.

# **RESTORE**

The Restore command is used to calibrate the position of the R/W head on each drive by stepping the head outward until the TR000 line goes true. Upon receipt of the Restore command, the Busy bit in the Status Register is set. Cylinder High and Cylinder Low Registers are cleared. The lower four bits of the command byte are stored in the stepping rate register for subsequent implied seeks. The state of Seek Complete, Ready and Write Fault are sampled, and if an error condition exists, the Aborted command bit in the Error Register is set, an interrupt is generated and the Busy bit is reset.

If no errors are encountered thus far, the internal head position register for the selected drive is cleared. The TR000 line is sampled. If TR000 is true, an interrupt is generated and the Busy bit is reset. If TR000 is not true, stepping pulses at a rate determined by the stepping rate field are issued until the TR000 line is activated. When TR000 is activated, the Busy bit is reset and an interrupt is issued. If the TR000 line is not activated within 1023 stepping pulses, the TR000 Error bit in the Error Register and the Error bit in the Status Register are set, the Busy bit is reset and an interrupt is issued.

#### SEEK

The Seek command positions the R/W head to a certain cylinder. It is primarily used to start two or more concurrent seeks on drives that support buffered stepping. Upon receipt of the Seek command, the Busy bit in the Status Register is set. The lower four bits of the command byte are stored in the stepping rate register for subsequent implied seeks. The state of Seek Complete, Ready and Write Fault are sampled, and if an error condition exists, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an interrupt is generated and the Busy bit is reset.

If no errors are encountered thus far, the internal head position register for the selected drive is updated, the direction line is set to the proper direction and a step pulse is issued for each cylinder to be read and an interrupt is issued. Note that the Seek Complete line is not sampled after the Seek command, allowing multiple seek operations to be started using drives with buffered seek capability.

# **TYPE II COMMANDS**

This type of command is characterized by a transfer of a block of data from the WD1000 buffer to the host. This command has an implicit stepping rate as set by the last Restore or Seek command.

The Read Sector command is used to read a sector of data from the disk to the host computer. Upon receipt of the Read command, the Busy bit in the Status register is set. The state of Seek Complete, Ready and Write Fault are sampled, and if an error condition exists, the Aborted Command bit in the Error Register is set, the Error bit in the Status Register is set, and a normal completion is simulated.

If no errors are encountered so far, a Seek command is executed. The Seek Complete line is sampled. If the Seek Complete line does not go true within 128 Index pulses, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, and a normal completion is simulated.

Once the head has settled over the desired cylinder, the WD1000 will attempt to read the sector. The WD1000 performs all retries necessary to recover the data during the read command. The controller attempts to read the desired sector up to 16 times. It will attempt a retry if it does not find an ID, if the ID of that sector has a bad CRC, if the Data Address Mark (DAM) couldn't be found or even if the data was actually read from the disk but incurred a data CRC error.

Every time the controller encounters an error, it records the occurance of that error in an internal register. If, after 16 retries, the controller was not able to get a match on the ID field, it assumes that the head was possibly mis-positioned and executes an auto-restore. During the auto-restore, the stepping rate is implied to be equal to the Seek Complete period. After the auto-restore has been successfully completed, the controller re-seeks and attempts to read the sector once again. An auto-restore will be performed only once per read or write sector command.

If the controller encounters a non-recoverable error, the controller examines its internal error history register. It then sets the bit in the Error Register of the highest severity error incurred. If the Data CRC Error bit is set, the data that last produced that error will be available in the sector buffer. The Error bit in the Status Register is set and a normal completion is simulated.

# TYPE III COMMANDS

This type of command is characterized by a transfer of a block of data from the host to the WD1000 buffer. These commands have implicit stepping rates as set by the last Restore or Seek command.

# WRITE SECTOR

The Write Sector command is used to write a sector of data from the host computer to the disk. Upon receipt of the Write command, the controller generates DRQs for each byte to be written to the buffer. (Note: It is recommended that programmed I/O transfers should take place as a block move without consulting the DRQ bit in the Status Register.)

After all data has been sent to the sector buffer, the Busy bit in the Status Register is set. The state of Seek Complete, Ready and Write Fault are sampled, and if an error condition exists, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an Interrupt is generated and the Busy bit is reset.

If no errors are encountered so far, a Seek command is executed. The Seek Complete line is sampled. If the Seek Complete line doesn't go true within 128 Index pulses, then the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an Interrupt is generated and the Busy bit is reset.

Once the head has settled over the desired cylinder, it will attempt to read the ID of the sector. The WD1000 performs

all retries necessary to recover the ID during the write command. The controller attempts to read the ID of the desired sector up to 16 times. It will attempt a retry if it doesn't find an ID or if the ID of that sector has a bad CRC.

Every time the controller encounters an error, it records the occurrence of that error in an internal register. If, after 16 retries, the controller was not able to get a match on the ID field, it assumes that the head was possibly mis-positioned and executes an auto-restore. During the auto-restore, the stepping rate is implied to be equal to the Seek Complete period. After the auto-restore has been successfully completed, the controller re-seeks and attempts to write the sector once again.


If the controller encounters a non-recoverable error, the controller examines its internal error history register. It then sets the bit in the Error Register of the highest severity error incurred. The Error bit in the Status Register is set, an Interrupt is generated and the Busy bit is reset.

If the proper sector is located, the sector buffer is written to the disk, an interrupt is generated and the Busy bit is reset.

#### FORMAT TRACK

The Format command is used for initializing the ID and data fields on a particular disk. Upon receipt of the Format command, the controller generates DRQs for each byte of the interleave table to be written to the buffer. In all cases, the number of bytes transferred to the buffer must correspond to the current sector size.

After all data has been sent to the buffer, the Busy bit in the Status Register is set. The state of Seek Complete, Ready and Write Fault lines are sampled. If an error condition exists, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an interrupt is generated and the Busy bit is reset.



# NOTE:

- 1) When MSB of head byte = 1, bad block is detected.
- 2) Write Gate turn-on is 3 bytes after the ID field's CRC bytes.
- Write Gate turn-off is 3 bytes after the Data Field's CRC bytes.
- 4) 12 bytes of zeroes are re-written on a Data Field update.
- 5) The 2 LSB's of the IDENT byte are used for Cylinder high These values are:

FE = 0 to 255 cylinders

FF = 256 to 511 cylinders

FC = 512 to 767 cylinders

FD = 768 to 1023 cylinders

6) GAP 4 values are:

SECTOR LENGTH	GAP 3	GAP 4	SECTOR COUNT
128	15	356	54
256	15	352	32
512	30	800	17

If no errors are encountered so far, a Seek command is executed. No verification of track positioning accuracy is performed because the track may not have any ID fields present. After the Seek operation has been performed, the Seek Complete line is sampled. If the Seek Complete line is not asserted within 128 Index pulses, the Aborted com-

mand bit in the Error Register is set, an Interrupt is generated and the Busy bit is reset.

Once the head has settled over the desired cylinder, the controller starts writing a pattern of 4E's until the index is encountered. Once the index is found, a number of ID fields and nulled data fields are written to the disk. The number of sectors written is equal to the contents of the Sector Count Register. As each sector is written, the Sector Count Register is decremented, and consequently, must be updated before each format operation.

After the last sector is written, the controller back-fills the track with 4E's. When the next index pulse after the last sector is written is encountered, the format operation is terminated, an Interrupt is generated and the Busy bit is reset.

#### **SETTING UP TASK FILES**

Before any of the five commands may be executed, a set of parameter registers called the Task File must be set up. For most commands, this informs the WD1000 of the exact location on the disk that the transfer should take place. For a normal read or write sector operation, the Sector Number, the Size/Drive/Head, Cylinder Number, and Command registers (usually in that order) will be written.

Note that most of these registers are readable as well as writable. These registers normally are not read from, but this feature is provided so that error reporting routines can determine physically where an error occurred without recalculating the sector, head and cylinder parameters.

Since the WD1000 can recall all the Task File parameters sent to it, it is recommended that Task File parameters be stored in the WD1000 as they are calculated. This will save the programmer a few instructions by not maintaining two copies of the same information.

Since most hard disk drives contain more than one head per positioner, it is more efficient to step the R/W head assemblies of most disk drives by cylinders, not tracks. In other words, the disk driver software should be designed to read or write all data that is directly accessable by all the heads on a positioner before stepping to a new cylinder.

### REGISTER SELECTION ARRAY

CS	A2	<b>A1</b>	A0	RE	WE
1	Х	Х	Х	Deselected	Deselected
0	0	0	0	Data Register	Data Register
0	0	0	1	Error Register	Write Precomp
0	0	1	0	Sector Count	Sector Count
0	0	1	1	Sector Number	Sector Number
0	1	0	0	Cylinder Low	Cylinder Low
0	1	0	1	Cylinder High	Cylinder High
0	1	1	0	Size/Drive/Head	Size/Drive/Head
0	1	1	1	Status Register	Command Register

See page 725 for ordering information.

### SDH REGISTOR

віт	7	6 5	4 3	2 1 0	
FUNCTION	0	Sec	Drive	Head	
	}	Size	Select	Select	

BIT 6	BIT 5	SECTOR SIZE
0	0	256 Bytes
0	1	512 Bytes
1	1	128 Bytes

BIT 4	BIT 3	DRIVE SELECTED
0	0	Drive Sel 0
0	1	Drive Sel 1
1 1	0	Drive Sel 2
1 1	1	Drive Sel 3

BIT 2	BIT 1	BIT 0	HEAD SELECTED
0	0	0	Head 0
0	0	1	Head 1
0	1	0	Head 2
0	1	1	Head 3
1	0	0	Head 4
1 1	0	1	Head 5
1	1	0	Head 6
1	1	1	Head 7

#### STATUS AND ERROR REGISTER BITS

BIT	STATUS REGISTER	ERROR REGISTER
7	Busy	Bad Block Detect
6	Ready	CRC Error — Data Field
5	Write Fault	, CRC Error — ID Field
4	Seek Complete	ID Not Found
3	Data Request 🦿	<del></del>
2		Aborted Command
1	· <del></del>	TR000 Error
0	Error	DAM not found

#### **PROGRAMMING**


Users familiar with floppy disk systems will find programming the WD1000 a pleasant surprise. A substantial amount of intelligence that was required by the host computer has been incorporated into the WD1000. The WD1000 performs all needed retries, even on data CRC and head positioning errors. Most commands feature automatic 'implied' seek which means that seek commands need not be issued to perform basic read/write functions. The WD1000 keeps track of the position of up to four read/ write head assemblies, so the host system does not have to maintain track tables. All transfers to and from the disk are through an on-board full sector buffer. This means that data transfers are fully interruptable and can take place at any speed that is convenient to the system designer. In the event of an unrecoverable error, the WD1000 simulates a normal completion so that special error recovery software is not needed.

PREI ININ ARA

# WESTERN DIGITAL

CORPORATION

# WD1001 Winchester Disk Controller



#### **GENERAL DESCRIPTION**

The WD 1001 is a stand-alone, general purpose Winchester controller board designed to interface up to four Winchester disk drives to a host processor. The drive signals are based upon the floppy lookalike interface available on the Shugart Associates' SA 1000, the Seagate Technology ST506, the Quantum Q2000, and other compatible drives. All necessary buffers and receivers/drivers are included on the board to allow direct connection to the drive. Either a 34 pin (51/4" drive) or 50 pin (8" drive) connector is provided, as well as four 20 pin data connectors.

Communications to and from the host computer are made via a separate computer access port. This port consists mainly of an 8 bit bi-directional bus and appropriate control signals. All data to be written to or read from the disk, status information, and macro commands are transferred via this 8 bit bus. An on board sector buffer allows data transfers to the host computer independent of the actual data transfer rate of the drive.

The WD1001 is based upon a proprietary chip series, the WD1100, specifically designed for Winchester Control.

# **FEATURES**

- SINGLE +5V SUPPLY
- BUILT-IN DATA SEPARATOR
- BUILT-IN WRITE PRECOMPENSATION LOGIC
- DATA RATES UP TO 5 MBITS/SEC
- CONTROL FOR UP TO 4 DRIVES
- CONTROL FOR UP TO 8 R/W HEADS
- 1024 CYLINDER ADDRESSING RANGE
- 256 SECTOR ADDRESSING RANGE
- 32 BIT ECC FOR BURST ERROR CORRECTION
- ERROR CORRECTION ON DATA FIELD ERRORS
- DIAGNOSTIC READS AND WRITES FOR CHECKING ERROR CORRECTION
- BAD BLOCK MAPPING CAPABILITY
- AUTOMATIC FORMATTING
- 128, 256, OR 512 BYTES PER SECTOR (SOFTWARE SELECTABLE)
- UNLIMITED SECTOR INTERLEAVE CAPABILITY
- MULTIPLE SECTOR READS AND WRITES
- OVERLAP SEEK CAPABILITY
- IMPLIED SEEK ON ALL COMMANDS
- AUTOMATIC RETRIES ON ALL ERRORS
- AUTOMATIC RESTORE AND RE-SEEK ON SEEK ERROR
- 8-BIT HOST INTERFACE
- 0°C TO 50°C OPERATION

## **ORGANIZATION**


The WD1001 has seven on-board connectors. These connectors consist of a power connector, host interface connector, drive control connector, and four high speed data cable connectors.

The drive control cable is daisy-chained to each of the four drives. Although there is space for two drive control connectors, only one would normally be used for any particular configuration.

The drive data connectors carry differential signals and are radially connected. Up to four drives can be accommodated by the WD1001.

The host interface connector provides interface signals that are compatible with most microprocessors and mini-computers.

The WD1001 provides dual burst detection and single 5-bit burst correction ECC circuitry. The ECC polynomial has been computer generated for optimum error correction on Winchester Disks.



#### **SPECIFICATIONS**

Encoding method: **MFM** Cylinders per Head: Up to 1024

Sectors per Track: Up to 256 (512 byte sec)

Heads:

8

**Drive Selects:** 

10 μS to 7.5 mS Step rate: (0.5 mS increments)

Data Transfer Rate: 4.34 Mbits/sec or

5.000 Mbits/sec

10 "LS" Loads

10 ft. (3M) max.

3 ft. (1 M) max.

Write Precomp Time: 12 nanoseconds

Sectorina: Soft 8 Bit bi-directional bus

Host Interface:

**Drive Capability:** 

Drive Cable Length:

Host Cable Length:

Power Requirements:  $+5V \pm 5\%$ , 3.0A Max. (2.5A

typ.)

**Ambient Temperature** 

Operating:

Relative Humidity:

MTBF:

MTTR: Length: Width:

Height: Mounting Centers: 0°C to 50°C (32 F to 122 F) 20% to 80%

10,000 POH 30 minutes 9.9 in. (24.9 cm) 6.8 in. (17.1 cm)

0.75 in. (1.9 cm) 6.375 x 9.375 in.

(16 x 23.6 cm)

# **HOST INTERFACING**

The WD1001 is designed to easily interface to most micro computers and mini-computers. All interfacing is done through the Host Interface Connector (J5). The interface is very similar to Western Digital's family of Floppy Disk Controllers. The only exception is the inclusion of the WAIT line.

#### WAITS

The WAIT control line goes true whenever either of the following are true:

- The WD1001 is accessing data internally to send to the host during a read operation.
- The WD1001 has not accepted the data from the host during a write operation.

The definition of the WAIT line is very similar to the WAIT signal found on many popular processors. WAIT is also similar to the REPLY signal on Western Digital and other processors.

WAIT will not necessarily make a transition for each access to the WD1001. When the WD1001 can return the requested data within 100 nS, there will be no transition of the WAIT line. This should be interpreted as an instant REPLY on Western Digital Processors.

If the WD1001 cannot return the requested data

within 100 nS, it will assert its  $\overline{\text{WAIT}}$  line. The period of the  $\overline{\text{WAIT}}$  signal will vary from 750 nS to 6  $\mu\text{S}$  with 1.25  $\mu\text{S}$  being about average. The period of the WAIT only approaches 6  $\mu\text{S}$  during a read or write which happens immediately after a command is written to the command register. This means that longer waits may be encountered during the first read or write to any WD1001 register if that first read or write happens within approximately 6  $\mu\text{S}$  of a command being issued.

During the time that WAIT is asserted, the host system **must** hold all of its strobe and address lines stable. On write operations, the DAL lines must also be held stable.

The Host Interface connector (J5) consists of an eight bit bi-directional bus, three bit address bus, and seven control lines. All commands, status, and data are transferred over this bus. See Table 1:

# **HOST INTERFACE CONNECTOR**

**TABLE 1** 

SIGNAL GROUND	SIGNAL PIN	SIGNAL NAME	DESCRIPTION	
2 4 6 8 10 12 14	1 3 5 7 9 11 13	DAL0 DAL1 DAL2 DAL3 DAL4 DAL5 DAL6 DAL7	8 bit bi-directional Data Access Lines. These lines remain in a high-impedance state whenever the $\overline{\text{CS}}$ line is inactive.	
18 20 22	17 19 21	A0 A1 A2	These three Address Lines are used to select one of eight registers in the Task File. They must remain stable during all read and write operations.	
24	23	ĊŚ	When Card Select is active along with RE or WE, Data is read or written via the DAL bus. CS must make a transition for each byte read from or written to the task file.	
26	25	WE	When Write Enable is active along with CS, the host may write data to a selected register of the WD1000.	
28	27	RÉ	When Read Enable is active along with CS, the host may read data from a selected register of the WD1001.	
30	29	WAIT	Upon receipt of a CS, the WAIT line may go active. It returns to the inactive state when the DAL lines are valid on a read, or data has been accepted on a write.	
32	31	Not Connected		
34	33	Not Connected		
36	35	INTRQ	The INTerrupt ReQuest Line is activated when- ever a command has been completed. It is reset to the inactive state when the Status Register is read, or a new command is loaded via the DAL lines.	
38	37	DRQ	The Data ReQuest line is activated whenever the sector buffer contains data to be read by the host, or is awaiting data to be loaded by the host. This line is reset whenever the Data Register is read from or written to. The DRQ line will continue to toggle until the buffer is exhausted or until a write or read is performed on the Cylinder Low register.	

SIGNAL GROUND	SIGNAL PIN	SIGNAL NAME	DESCRIPTION
40	39	MR	The Master Reset line initializes all internal logic on the logic on the WD1001. Sector Number, Cylinder Number and SDH are cleared, stepping rate is set to 7.5 mS, Write Precomp is set to cylinder 128 and Sector Count is set to 1. The DRQ and INTRQ lines are reset.
	41	Not Connected	
	42	Not Connected	
	43-50	+ 5V	8 power pins for regulated +5 volts. This power input is also available on J6, pin 3.
Note: Grounds			All even numbered pins (2 through 40) are to be used as signal grounds. Power ground is available on J6, pin 1.

## DRIVE CONTROL CONNECTORS

The drive control connector is a (relatively) low speed bus that is daisy chain connected to each of the drives (up to four) in the system. To properly terminate each TTL level output signal from the WD1001, the last drive in the daisy chain should have a 220/330 ohm line termination resistor pack installed. All other drives should have no termination. See Tables 2 and 3:

# 34 PIN DRIVE CONTROL CONNECTOR TABLE 2

SIGNAL GROUND	SIGNAL PIN	1/0	SIGNAL NAME
1	2	0	RWC
3	4	0	Head Select 2
5	6	0	Write Gate
7	8	- 1	Seek Complete
9	10	ı	TR000
11	12		Write Fault
13	14	0	Head Select O
15	16	1	Sector
17	18	0	Head Select 1
19	20	I	Index
21	22		Ready
23	24	0	Step
25	26	0	Drive Select 1
27	28	000	Drive Select 2
29	30	0	Drive Select 3
31	32		Drive Select 4
33	34	0	Direction In

# **DRIVE CONTROL SIGNAL DESCRIPTIONS**

# **RWC**

When the Reduce Write Current line is activated with Write Gate, a lower write current is used to compensate for greater bit packing density on the inner cylinders. The RWC line is activated when the cylinder number is greater than or equal to four times the contents of the Write Precomp Register. This output is valid only during Write and Format commands.

# 50 PIN DRIVE CONTROL CONNECTOR FOR SA1000 TYPE INTERFACE TABLE 3

SIGNAL	SIGNAL		SIGNAL
GROUND	PIN	1/0	NAME
1	2	00	RWC
3	4	0	Head Select 2
5	6		NC
3 5 7 9	8	1	Seek Complete
	10		NC
11	12		NC
13	14	0	Head Select O
15	16	1	Sector
17	18	0	Head Select 1
19	20	1	Index
21	22	1	Ready
23	24		NC
25	26	0	Drive Select 1
27	28	0	Drive Select 2
29	30	000000	Drive Select 3
31	32	0	Drive Select 4
33	34	O	Direction In
35	36	0	Step
37	38	_	NC
39	40	0	Write Gate
41	42	l	TR000
43	44	ı	Write Fault
45	46		NC
47	48		NC
49	50		NC

# Write Gate

This output signal allows data to be written on the disk.

# Seek Complete

Informs the WD1001 that the head of the selected drive has reached the desired cylinder and has stabilized. Seek Complete is not checked after a SEEK command, thus allowing overlapped seeks.

# Track 000

Indicates that the R/W heads are positioned on the outer-most cylinder. This line is sampled immediately before each step is issued.

# Write Fault

Informs the WD1001 that some fault has occurred on the selected drive. The WD1001 will not execute commands when this signal is true.

# HSO HS2

Head Select lines are used by the WD1001 to select a specific R/W head on the selected drive.

## Index

Is used to indicate the index point for synchronization during formatting and as a time out mechanism for retries. This signal should pulse once each rotation of the disk.

# Ready

Informs the WD1001 that the desired drive is selected and that its motor is up to speed. The WD1001 will not execute commands unless this line is true.

# Step

This line is pulsed once for each cylinder to be stepped. The direction of the step will be determined by the DIRECTION IN line. The step pulse period is determined by the internal stepping rate register during implied seek operations or explicitly during Seek and Restore commands. During auto restore, the step pulse period is determined by the SEEK COMPLETE time from the drive.

# Direction In

Determines the direction of motion of the R/W head when the step line is pulsed. A high on this line defines the direction as out and a low defines direction as in.

# DS1 DS4

These four Drive Select lines are used to select one of four possible drives.

# **DRIVE DATA CONNECTOR**

Four data connectors (J1-4) are provided for clock signals and data between the WD1001 and each drive. All lines associated with the transfer of data between the drive and the WD1001 system are differential in nature and may not be multiplexed. The data connectors are 20 pin vertical headers on tenthinch centers that mate with Burndy #FRS20BS. The cable used should be flat ribbon cable or twisted pair


with a length of less than 10 feet. The cable pin-outs are per Table 4:

# DATA CONNECTIONS AND DESCRIPTIONS

**TABLE 4** 

SIGNAL	SIGNAL		SIGNAL
GROUND	PIN	1/0	NAME
2	1	i	- Drive Selected
4	3		NC
6	5		NC
8	7		NC
	9	0	+ Timing Clock
	10	0	- Timing Clock
11	:		GND
12			GND
	13	0	+ MFM Write Data
	14	0	- MFM Write Data
15			GND
16			GND
	17	1	+ MFM Read Data
	18	i	- MFM Read Data
19			GND
20			GND

### DIFFERENTIAL DATA DRIVER/RECEIVER



NOTE: ANY RS 422 DRIVER/RECEIVER PAIR WILL INTERFACE

 $Z_\chi = 105 \Omega$  FLAT RIBBON OR TWISTED PAIR MAX 10 FT.

# **POWER CONNECTOR**

A three pin molex connector (J6) is provided for power input to the board. The customer supplied mating connector housing is Molex 03-09-1032. The pin-outs are as shown in Table 5:

TABLE 5

PIN	SIGNAL NAME
1	Ground
2	Not Connected
3	+ 5 V Regulated

#### **COMMANDS**

The WD1001 executes five easy to use macro commands. Most commands feature automatic 'implied' seek, which means the host system need not tell the WD1001 where the R/W heads of each drive are or when to move them. The controller automatically performs all needed retries on all errors encountered including data ECC errors. If the R/W head mis-positions, the WD1001 will automatically perform a restore and a re-seek. If the error is completely unrecoverable, the WD1001 will simulate a normal completion to simplify the host system's software.

Commands are executed by loading the command byte into the Command Register while the controller is not busy. (Controller will not be busy if it has completed the previous command.) The task file must be loaded prior to issuing a command. No command will execute if the Seek Complete or Ready lines are false or if the Write Fault line is true. Normally it is not necessary to poll these signals before issuing a command. If the WD1001 receives a command that is not defined in the following table, undefined results will occur.

For ease of discussion, commands are divided into three types which are summarized in Table 6:

# **TABLE 6**

					ВІ	TS			
TYPE	COMMAND	7	6	5	4	3	2	1	0
I	Restore	0	0	0	1	rз	r <sub>2</sub>	r <sub>1</sub>	ro
- 1	Seek	0	1	1	1	rз	r2	r <sub>1</sub>	ro
- 11	Read Sector	0	0	1	0	D	М	L	0
111	Write Sector	0	0	1	1	0	М	L	0
111	Format Track	0	1	0	1	0	0	0	0

# r3-r0 - STEPPING RATE

1000 = 4.0 mS
1001 = 4.5mS
1010 = 5.0mS
1011 = 5.5mS
1100 = 6.0mS
1101 = 6.5mS
1110 = 7.0mS
1111 = 7.5mS

D = DMA Read Mode

L = Long Read/Write

0 = Programmed I/O

1 = DMA Mode

Mode

0 = Normal Read/Write 1 = Long Read/Write

M = 1 = Multiple Sector Read/Write

0 = Single Sector Read/Write

# NOTE:

The DMA bit is used to position INTRQ in relation to DRQs during the read sector command. If the DMA bit is reset (D = 0), the interrupt will occur before the first DRQ. This allows the programmed I/O host to intervene and transfer the data from the sector buffer. If the DMA bit is set (D = 1), then the interrupt will occur only after the system DMA controller has transferred the entire buffer of data.

### **TYPE I COMMANDS**

These commands simply position the R/W heads of the selected drive. Both commands have explicit stepping rate fields. The lower four bits of these commands form the stepping rate.

# **RESTORE**

The Restore command is used to calibrate the position of the R/W head on each drive by stepping the head outward until the TR000 line goes true. Upon receipt of the Restore command, the Busy bit in the Status Register is set. Cylinder High and Cylinder Low Registers are cleared. The lower four bits of the command byte are stored in the stepping rate register for subsequent implied seeks. The state of Seek Complete, Ready and Write Fault are sampled, and if an error condition exists, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an interrupt is generated and the Busy bit is rest.

If no errors are encountered thus far, the internal head position register for the selected drive is cleared. The  $\overline{1R000}$  line is sampled. If  $\overline{1R000}$  is true, an interrupt is generated and the Busy bit is reset. If  $\overline{1R000}$  is not true, stepping pulses at a rate determined by the stepping rate field are issued until the  $\overline{1R000}$  line is activated. When  $\overline{1R000}$  is activated, the Busy bit is reset and an interrupt is issued. If the  $\overline{1R000}$  line is not activated within 1023 stepping pulses, the  $\overline{1R000}$  Error bit in the Error Register and the Error bit in the Status Register are set, the Busy bit is reset and an interrupt is issued.

# SEEK

The Seek command positions the R/W head to a certain cylinder. It is primarily used to start two or more concurrent seeks on drives that support buffered stepping. Upon receipt of the Seek command, the Busy bit in the Status Register is set. The lower four bits of the command byte are stored in the stepping rate register for subsequent implied seeks. The state of Seek Complete, Ready and Write Fault are sampled, and if an error condition exists, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an interrupt is generated and the Busy bit is reset.

If no errors are encountered thus far, the internal head position register for the selected drive is updated, the direction line is set to the proper direction and a step pulse is issued for each cylinder to be read and an interrupt is issued. Note that the Seek Complete line is not sampled after the Seek command, allowing multiple seek operations to be started using drives with buffered seek capability.

## **TYPE II COMMANDS**

This type of command is characterized by a transfer of a block of data from the WD1001 buffer to the host. This command has an implicit stepping rate as set by the last Restore or Seek command.

#### **READ SECTOR**

The Read Sector command is used to read a sector of data from the disk to the host computer. Upon receipt of the Read command, the <u>Busy bit in the Status</u> register is set. The state of <u>Seek Complete</u>, Ready and <u>Write Fault</u> are sampled, and if an error condition exists, the Aborted Command bit in the Error Register is set, the Error bit in the Status Register is set, and a normal completion is simulated.

If no errors are encountered so far, a Seek command is executed. The Seek Complete line is sampled. If the Seek Complete line does not go true within 128 Index pulses, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, and a normal completion is simulated.

Once the head has settled over the desired cylinder, the WD1001 will attempt to read the sector. The WD1001 performs all retries necessary to recover the data during the read command. The controller attempts to read the desired sector up to 16 times. It will attempt a retry if it does not find an ID, if the ID of that sector has a bad CRC or if the Data Address Mark (DAM) couldn't be found or even if the data was actually read from the disk but incurred an uncorrectable error.

Every time the controller encounters an error, it records the occurrence of that error in an internal register. If, after 16 retries, the controller was not able to get a match on the ID field, it assumes that the head was possibly mis-positioned and executes an autorestore. During the auto-restore, the stepping rate is implied to be equal to the Seek Complete period. After the auto-restore has been successfully completed, the controller re-seeks and attempts to read the sector once again. An auto-restore will be performed only once per read or write sector command.

If the WD1001 encounters an ECC error, it will attempt to correct the data in its sector buffer. If it can correct the data, the Corrected bit in the Status register will be set, if not, the Uncorrectable Error bit is set.

If the controller encounters a non-recoverable error, the controller examines its internal error history register. It then sets the bit in the Error Register of the highest severity error incurred. If the Uncorrectable bit is set, the data that last produced that

error will be available in the sector buffer. The Error bit in the Status Register is set and a normal completion is simulated.

#### **READ LONG**

This variation of the Read command allows the user to read the ECC check bits directly. The check bits are placed in the data buffer immediately behind the data. This increases the effective buffer length by four bytes.

#### TYPE III COMMANDS

This type of command is characterized by a transfer of a block of data from the host to the WD1001 buffer. These commands have implicit stepping rates as set by the last Restore or Seek command.

# WRITE SECTOR

The Write Sector command is used to write a sector of data from the host computer to the disk. Upon receipt of the Write command, the controller generates DRQs for each byte to be written to the buffer. (Note: It is recommended that programmed I/O transfers should take place as a block move without consulting the DRQ bit in the Status Register.)

After all data has been sent to the sector buffer, the Busy bit in the Status Register is set. The state of Seek Complete, Ready and Write Fault are sampled, and if an error condition exists, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an Interrupt is generated and the Busy bit is reset.

If no errors are encountered so far, a Seek command is executed. The Seek Complete line is sampled. If the Seek Complete line doesn't go true within 128 Index pulses, then the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an Interrupt is generated and the Busy bit is reset.

Once the head has settled over the desired cylinder, it will attempt to read the ID of the sector. The WD1001 performs all retries necessary to recover the ID during the write command. The controller attempts to read the ID of the desired sector up to 16 times. It will attempt a retry if it doesn't find an ID or if the ID of that sector has a bad CRC.

Every time the controller encounters an error, it records the occurrence of that error in an internal register. If, after 16 retries, the controller was not able to get a match on the ID field, it assumes that the head was possibly mis-positioned and executes an auto-restore. During the auto-restore, the stepping rate is implied to be equal to the Seek Complete period. After the auto-restore has been successfully completed, the controller re-seeks and attempts to write the sector once again.

If the controller encounters a non-recoverable error, the controller examines its internal error history register. It then sets the bit in the Error Register of the highest severity error incurred. The Error bit in the Status Register is set, an Interrupt is generated and the Busy bit is reset.

If the proper sector is located, the sector buffer is written to the disk, an interrupt is generated and the Busy bit is reset.

# **WRITE LONG**

This variation of the write command allows the user to introduce various error patterns to check correction capability. The check bits follow the data in the sector buffer. This increases the effective buffer length by four bytes.


# **FORMAT TRACK**

The Format command is used for initializing the ID and data fields on a particular disk. Upon receipt of the Format command, the controller generates DRQs for each byte of the interleave table to be written to the buffer. In all cases, the number of bytes transferred to the buffer must correspond to the current sector size.

After all data has been sent to the buffer, the Busy bit in the Status Register is set. The state of Seek Complete, Ready and Write Fault lines are sampled. If an error condition exists, the Aborted command bit in the Error Register is set, the Error bit in the Status Register is set, an interrupt is generated and the Busy bit is reset.

If no errors are encountered so far, a Seek command is executed. No verification of track positioning accuracy is performed because the track may not have any ID fields present. After the Seek operation has been performed, the Seek Complete line is sampled. If the Seek Complete line is not asserted within 128 Index pulses, the Aborted command bit in the Error Register is set, an Interrupt is generated and the Busy bit is reset.

Once the head has settled over the desired cylinder, the controller starts writing a pattern of 4E's until the index is encountered. Once the index is found, a number of ID fields and nulled data fields are written to the disk. The number of sectors written is equal to the contents of the Sector Count Register. As each sector is written, the Sector Count Register is decremented, and consequently, must be updated before each format operation.



# NOTE:

- 1) When MSB of head byte = 1, bad block is detected.
- 2) Write Gate turn-on is 3 bytes after the ID field's CRC bytes.
- Write Gate turn-off is 3 bytes after the Data Field's ECC or CRC bytes.
- 4) 12 bytes of zeroes are re-written on a Data Field update.
- 5) The 2 LSB's of the IDENT byte are used for Cylinder high These values are:
  - FE = 0 to 255 cylinders
  - FF = 256 to 511 cylinders
  - FC = 512 to 767 cylinders
  - FD = 768 to 1023 cylinders
- 6) GAP 3 values are:

SECTOR LENGTH	GAP 3
128	15
256	15
512	30

After the last sector is written, the controller backfills the track with 4E's. When the next index pulse after the last sector is written is encountered, the format operation is terminated, an Interrupt is generated and the Busy bit is reset.

# **SETTING UP TASK FILES**

Before any of the five commands may be executed, a set of parameter registers called the Task File must be set up. For most commands, this informs the WD1001 of the exact location on the disk that the transfer should take place. For a normal read or write sector operation, the Sector Number, the Size/Drive/Head, Cylinder Number, and Command registers (usually in that order) will be written.

Note that most of these registers are readable as well as writable. These registers normally are not read from, but this feature is provided so that error reporting routines can determine physically where an error occurred without recalculating the sector, head and cylinder parameters.

Since the WD1001 can recall all the Task File parameters sent to it, it is recommended that Task File parameters be stored in the WD1001 as they are calculated. This will save the programmer a few instructions by not maintaining two copies of the same information.

Since most hard disk drives contain more than one head per positioner, it is more efficient to step the R/W head assemblies of most disk drives by cylinders, not tracks. In other words, the disk driver software should be designed to read or write all data that is directly accessible by all the heads on a positioner before stepping to a new cylinder.

# **REGISTER SELECTION ARRAY**

cs	<b>A2</b>	<b>A1</b>	A0	RE	WE
1	Χ	Х	Х	Deselected	Deselected
0	0	0	0	Data Register	Data Register
0	0	0	1	Error Register	Write Precomp
0	0	1	0	Sector Count	Sector Count
0	0	1	1	Sector Number	Sector Number
0	1	0	0	Cylinder Low	Cylinder Low
0	1	0	1	Cylinder High	Cylinder High
0	1	1	0	Size/Drive/head	Size/Drive/head
0	1	1	1	Status Register	Command
					Register

# **SDH REGISTER**

BIT	7	6 5	4 3	2 1 0
FUNCTION	Sec	Sec	Drive	Head
	Ext	Size	Select	Select

BIT 7	SECTOR EXTENSION
0	Selects CRC for data field
1 1	Selects ECC for data field

BIT 6	BIT 5	SECTOR SIZE
0	0	256 Bytes
0	1	512 Bytes
1	1	128 Bytes

BIT 4	BIT 3	DRIVE SELECTED			
0	0	Drive Sel 0			
0	1	Drive Sel 1			
1	0	Drive Sel 2			
1	1	Drive Sel 3			

BIT 2	BIT 1	BIT 0	HEAD SELECTED
0	0	0	Head 0
0	0	1	Head 1
0	1	0	Head 2
0	1	1	Head 3
1	0	0	Head 4
1	0	1	Head 5
1	1	0	Head 6
1	1	1	Head 7

# STATUS AND ERROR REGISTER BITS

	OTATOO MITS ETHIOTI TEGIOTETI DITO							
BIT	STATUS REGISTER	ERROR REGISTER						
7	Busy	Bad Block Detect						
6	Ready	Uncorrectable						
5	Write Fault	CRC Error — ID Field						
4	Seek Complete	ID Not Found						
3	Data Request	_						
2	Corrected	Aborted Command						
1	<del></del>	TR000 Error						
0	Error	DAM not found						

## **PROGRAMMING**

Users familiar with floppy disk systems will find programming the WD1001 a pleasant surprise. A substantial amount of intelligence that was required by the host computer has been incorporated into the WD1001. The WD1001 performs all needed retries, even on data ECC and head positioning errors. Most commands feature automatic 'implied' seek which means that seek commands need not be issued to perform basic read/write functions. The WD1001 keeps track of the position of up to four read/write head assemblies, so the host system does not have to maintain track tables. All transfers to and from the disk are through an on-board full sector buffer. This means that data transfers are fully interruptable and can take place at any speed that is convenient to the system designer. In the event of an unrecoverable error, the WD1001 simulates a normal completion so that special error recovery software is not needed.

See page 725 for ordering information.

This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

30

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

Printed in U.S.A.

#### **GENERAL DESCRIPTION**

The WD1002 is next generation of Winchester Controllers. It utilizes the WD1010 Winchester controller chip, and provides for floppy disk back up using the WD279X series of single chip floppy controllers.

Incorporated in this controller is all the circuitry needed for Hard disk control with floppy backup.

The firmware is incorporated in the WD1010 and the controller is compatible with previous WD1000 and WD1001. Additional software is needed for the floppy disk backup. Users of the WD1000/WD1001 need not use the floppy controller.

#### **FEATURES**

- SINGLE 5V SUPPLY
- FLOPPY DISK BACKUP
- ECC/CRC
- ST506 OR SA1000 INTERFACE
- COMPACT SIZE
- SECTOR SIZES TO 1024
- DATA RATES TO 5MBS
- AUTOMATIC FORMATTING
- WD1000 COMPATIBILITY

See page 725 for ordering information.



Printed in U.S.A.



# **WD1100 Series Winchester Controller Chips**

# DESCRIPTION

The WD1100 Chip series provides a low cost alternative for developing a Winchester Controller. These devices have been designed to read and convert an MFM data stream into 8-bit parallel bytes. During a write operation, parallel data is converted back into MFM to be written on the disk. Address Marks are generated and detected while CRC bytes can be appended and checked on the data stream. The WD1100 is fabricated in N-channel silicon gate technology and is available in a 20-pin Dual-In-Line package.

- WD1100-01 SER/PARALLEL CONVERTER
- WD1100-02 MFM GENERATOR
- WD1100-12 IMPROVED MFM GENERATOR
- WD1100-03 AM DETECTOR
- WD1100-04 CRC GENERATOR/CHECKER
- WD1100-05 PAR/SERIAL CONVERTER
- WD1100-06 ECC/CRC LOGIC
- WD1100-07 HOST INTERFACE LOGIC
- WD1100-09 DATA SEPARATION SUPPORT LOGIC


# **FEATURES**


- SA1000/ST506 COMPATIBLE
- SINGLE 5V SUPPLY
- TRI-STATE DATA LINES
- 5 MBITS/SEC TRANSFER RATE
- SIMPLIFIED INTERCONNECT

#### **APPLICATIONS**

Winchester Controllers For:

- SHUGART ASSOCIATES
- SEAGATE TECHNOLOGY
- QUANTUM CORP.
- TANDON MAGNETICS
- MINISCRIBE
- RMS
- CMI... AND OTHERS





20 LEAD CERAMIC "U"

20 LEAD PLASTIC 'V"

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

# Western Digital WD1100-01 Serial/Parallel Converter


# **DESCRIPTION**

The WD1100-01 Serial/Parallel Converter allows the user to convert NRZ (non-return to zero) data from a Winchester disk drive into 8 bit parallel form. Additional inputs are provided to signal the start of the parallel process, as well as Byte Strobes to signify the end of the conversion. The device contains two sets of 8-bit registers; one register may be read (in parallel), while data is being shifted into the other register. This double-buffering allows the Host to read data from the disk drive at one-eighth the actual data rate.

The WD1100-01 is implemented in NMOS silicon gate technology and is available in a 20 pin plastic or ceramic dual-in-line package.

# **FEATURES**

- SINGLE +5V SUPPLY
- DOUBLE BUFFERING
- BYTE STROBE OUTPUTS
- 5MBITS/SEC SHIFT RATE
- SERIAL IN/SERIAL-PARALLEL OUT
- 20 PIN DIP PACKAGE



WD1100-01 Figure 1. Pin Connections

WD1100-01 Figure 2. Block Diagrams

PIN NUMBER	SYMBOL	NAME	FUNCTION
1	CLK	CLOCK	NRZ data is entered into the 8-bit shift register on the low-to-high transition of clock.
2	NC	NO CONNECTION	No connection. This pin is to be left open by the user.
3	BCLR	BYTE CLEAR	When this line is at a logic 0, the BDONE (Pin 15) line is held reset.
4	TEST	TEST INPUT	This pin must be left open by the user.
5-9, 11-13	D00-D07	DATA0-DATA7	8 bit parallel data outputs.
10	V <sub>SS</sub>	GROUND	Ground.
14	SHFCLK	SHIFT CLOCK	Inverted copy of CLOCK (pin 1) which is active when EN (pin 19) is at a logic 1.
15	BDONE	BYTE DONE	This signal is forced to a logic 1 signifying 8 bits of data have been assembled. BDONE remains in a logic 1 state until reset by a logic 0 on the BCLR (pin 3) line.
16	DOUT	DATA OUT	Serial Data Output from the 8th stage of the internal shift register. DOUT is in a high impedance state whenever EN (pin 19) is at a logic 0.
17	<u>इ</u>	START	This line enables the byte counter and is used for synchronization. It must be held to a logic 1 prior to first data bit on the NRZ (Pin 18) line.
18	NRZ	NRZ DATA	NRZ serial data is entered on this pin and clocked by the low to high transition of CLK (pin 1).
19	EN	ENABLE	When this signal is at a logic 0, DOUT, SHFCLK, and BDONE outputs are in a high impedance state.
20	VCC	Vcc	+5V ± 10% power supply input.

## **DEVICE DESCRIPTION**

Prior to shifting data through the device, the WD1100-01 must be synchronized to the data stream. The  $\overline{ST}$  line (Pin 17 high) is used to hold the internal bit counter in a cleared state until valid data (NRZ) and clocks (CLK) are entered. The  $\overline{ST}$  line is a synchronous input and therefore requires one full cycle of the CLK line (Pin 1) to occur in order to accept a  $\overline{ST}$  condition. After this happens, the device is ready to perform serial to parallel conversions.

Data is entered on the NRZ line and clocked into the 8-bit shift register on the low-to-high transition of CLK. The ST line must be set low during the low time of CLK. Data is accepted on low-to-high transition of the clock while the highto-low transition of CLK increments the bit counter. After 8 data bits have been entered the final high-to-low transition of CLK sets an internal latch tied to the BDONE line (Pin 15). At the same time, the contents of the shift register are parallel loaded into an 8 bit register making the parallel data available on the D00-D07 outputs. BDONE will remain in a latched state until the BCLR is set to a logic 0, clearing off the BDONE signal. BCLR is a level triggered input and must be set back to a logic 1 before the next 8 bits are shifted through the register, BCLR has no effect on the serial shifting process. When the next 8 bits are received, BDONE will again be set and the operation continues.

When interfacing to a microprocessor, BDONE is used to indicate a parallel byte is ready to be read. As the processor reads the data out of the D00-D07 lines, the BCLR line should be strobed to clear off BDONE in anticipation of the next assembled byte. An address decode signal generated at the host may be used for this purpose. During a power-up condition, the state of BDONE is indeterminant. It is recommended that BCLR be strobed low after power-up to insure that BDONE is cleared.

The serial output line from the last stage of the shift register is available on the DOUT pin. An inverted copy of CLK is available on the SHFCLK pin. Both DOUT (Pin 16) and SHFCLK (Pin 14) can be used to drive another shift register external to the device.

The three signals BDONE, DOUT, and SHFCLK can be placed in a high impedance state by setting EN (Pin 19) to a logic 0. Likewise, EN must be at a logic 1 in order for these signals to be active.

The TEST pin is internally OR'ed with the ST line to inhibit the bit counter. It is recommended that TEST be left open by the user. An internal pull-up resistor is tied to this pin to satisfy the appropriate logic level required internally for proper device operation.

# **SPECIFICATIONS**

# **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under Bias	. 0°C to 50°C
Voltage on any pin	
with respect to VSS 0	0.2V  to  + 7.0V
Power Dissipation	1 Watt
STORAGE TEMPERATURE	
PLASTIC 55°	'C to + 125°C
CERAMIC	C to + 150°C

NOTE: Maximum ratings indicate operation where permanent device damage may occur. Continuous operations at these limits is not intended and should be limited to those conditions specified in the DC electrical characteristics.


DC Electrical Characteristics  $T_A = 0$  °C to 50 °C;  $V_{CC} = +5V \pm 10$  %,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
V <sub>I</sub> L	Input Low Voltage	- 0.2		0.8	V	
VIH	Input High Voltage	2.0			V	
٧o	Output Low Voltage			0.4	V	IOL = 3.2 mA
Voн	Output High Voltage	2.4			V	I <sub>OH</sub> = -200 <sub>µ</sub> A
VCC	Supply Voltage	4.5	5.0	5.5	V	
ICC	Supply Current			100	mA	All Outputs Open

AC Electrical Characteristics  $T_A = 0^\circ$  to  $50^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNITS	CONDITION
fCL	CLK FREQUENCY	0		5.25	MHZ	
tLS	↓CLK to ST	0			nsec	$\overline{ST} = 1 \text{ (min 200nsec)}$
tHS	↑ CLK to ST	0			nsec	$\overline{ST} = 1 \text{ (min 200nsec)}$
tDS	Data set-up to ↑ CLK	15	}		nsec	
t∨B	BDONE valid from † CLK	65		110	nsec	EN = 1
tRS	BDONE reset from BCLR			110	nsec	EN = 1
tBW	BCLR Pulse Width	50			nsec	EN = 1
tsc	↑CLK to↓SHFCLK			90	nsec	EN = 1
tcs	↓CLK to↑SHFCLK			100	nsec	EN = 1
tSD	Data delay from ↑ SHFCLK			55	nsec	EN = 1
tFO	Enable to DOUT ACTIVE			90	nsec	
tDH	Data Hold w.r.t.↑CLK	25			nsec	

NOTES: 1. Typical Values are for  $T_A = 25$  °C and  $V_{CC} = +5.0V$ 



WD1100-01 Figure 3.

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

# Western Digital WD1100-02 MFM Generator


#### DESCRIPTION

The WD1100-02 MFM Generator converts NRZ data into an MFM (Modified Frequency Modulated) data stream. The derived MFM signal containing both clocks and data can then be used to record information on a Winchester Disk Drive utilizing this recording technique. In addition to an MFM output, the device generates first level Write Precompensation signals for use with inner track densities. A unique feature of the WD1100-02 is the ability to delete a clock pulse in the outgoing MFM stream in order to record Address Marks.

The WD1100-02 is fabricated in NMOS silicon gate technology and is available in a 20 pin plastic or ceramic dual-in-line package.

# **FEATURES**

- SINGLE + 5V SUPPLY
- 5 M BIT/SEC DATA RATE
- WRITE PRECOMPENSATION
- ADDRESS MARK GENERATION
- 20 PIN DIP PACKAGE



WD1100-02 Figure 1. Pin Connections

WD1100-02
Figure 3. Block Diagram Interrupt Control Logic

PIN NUMBER	SYMBOL	NAME	FUNCTION
1	NRZ	NON-RETURN-TO ZERO	NRZ data input that is strobed into the MFM generator by WCLK (4).
2	SKPEN	SKIP ENABLE	This input arms the SKIP logic for recording Address Marks when set to a logic 1.
3	WCLK	WRITE CLOCK	Complimentary clock inputs. NRZ data is clocked into the MFM Generator on the high-to-low transition of
4	WCLK	WRITE CLOCK	WCLK (pin 3).
5	RWC	REDUCED WRITE CURRENT	This signal when high, enables EARLY, LATE and NOM outputs.
9	NC	No Connection	No Connection.
10	VSS	VSS	Ground.
11	NOM	NOMINAL	Output signal from the Write Precompensation Logic used to signify that data is to be written nominal.
12	LATE	LATE	Output signal from the Write Precompensation Logic used to signify that data is to be shifted LATE before writing.
13	EARLY	EARLY	Output signal from the Write Precompensation Logic used to signify that data is to be shifted EARLY before writing.
16	МҒМ	MFM DATA	This <u>output</u> contains the MFM encoded data derived from the NRZ (pin 1) line.
6	<u>cs</u>	CHIP SELECT	Low input signal used to enable the Address decode logic.
8	INTCLK	INTERRUPT REQUEST CLOCK	A high-to-low transition on this line will latch the INTRQ (pin 15) at a logic 0.
7	DRQCLK	DATA REQUEST CLOCK	A high-to-low transition on this line will latch the DRQ (pin 14) at a logic 0.
15	INTRQ	INTERRUPT REQUEST	This output is latched at a logic 0 when INTCLK (pin 8) makes a high-to-low transition while the decode logic is disabled.
14	DRQ	DATA REQUEST	This output is latched at a logic 0 when DRQCLK (pin 7) makes a high-to-low transition while the decode logic is disabled.
17	MR	MASTER RESET	A low level on this line causes DRQ and INTRQ to set at a logic 1.
18, 19	A <sub>0</sub> ,A <sub>1</sub>	ADDRESS 1, 0	When CS is low and the address lines are high, INTRQ is cleared; if the address lines are low then DRQ gets cleared. (i.e. set at a logic 1).
20	VCC	Vcc	+5V ±10% power supply input.

#### **DEVICE DESCRIPTION**

The WD1100-02 is divided into two sections: MFM Generator and Interrupt Logic. The MFM Generator converts NRZ data into MFM data and provides Write Precompensation signals. The Interrupt Logic is used specifically on the WD1000 Winchester Controller Board and may be used in similar designs to generate Interrupt signals. The two sections of the device are isolated and have no common input or output signals.

Prior to entering data, the SKPEN line must be set to a logic 0 to enable only clocks in the data stream. Data is entered on the  $\overline{\text{NRZ}}$  line and strobed on the high-to-low transition of WCLK. The encoded NRZ data appears on the MFM (pin 16) output lagging by one clock cycle.

Write Precompensation signals EARLY, LATE, and NOM are generated as each data or clock pulse becomes available at the input when RWC is logic 1. The algorithm used is on Page 8.

LAST DA	TA SENT	SENDING	TO BE SENT NEXT	EARLY	LATE	NOM
Х	1	1	0	Н	L	L
Х	0	1	1	L	Н	L
0	0	0	1	Н	L	L
1	0	0	0	L	Н	L
ANY OTHER F	PATTERN			L	L	Н

# **DEVICE DESCRIPTION (CONTINUED)**

The SKPEN signal is used to record a unique data/clock pattern as an Address Mark, using  $A1_{16}$  data with  $0A_{16}$  clock. This pattern is used for synchronization prior to data or ID fields that are read from the disk.

When the SKPEN signal is set to a logic 1, the internal skip logic is enabled. As long as zeroes are being shifted into the  $\overline{\text{NRZ}}$  line, the device generates normal MFM data. On receipt of the first non-zero bit (typically the MSB of the A1<sub>16</sub> the skip logic begins to count WCLK cycles. When the MFM generator tries to produce a clock between data bits 2 and 3, the skip logic disables the MFM generator during that time. The result for A1<sub>16</sub> data is a clock pattern of 0A<sub>16</sub> instead of OE<sub>16</sub>. Although other data patterns may be used, the MSB of the pattern must be a 1 (80<sub>16</sub> or higher) in order to enable the skip logic at the proper time. After the skip logic has performed, it then disables itself and MFM data is recorded normally starting with the succeeding byte. To re-enable the skip logic again, the SKPEN line must be strobed.

The Interrupt Logic is used to clear Data Requests (DRQ) and Interrupt Requests (INTRQ) by selecting CS (pin 6) in combination with A<sub>0</sub> and A<sub>1</sub>. The MR (Master Reset) signal is used to clear both DRQ and INRQ simultaneously.

MR	A <sub>1</sub>	A <sub>0</sub>	cs	DRQ	INTRQ
0	Х	Х	Х	Н	Н
1	Х	Х	1	Q <sub>N</sub>	Q <sub>N</sub>
1	0	0	0	Н	Q <sub>N</sub>
1	1	1	0	Q <sub>N</sub>	Н
1	1	0	0	Q <sub>N</sub>	$Q_N$
1	0	1	0	Q <sub>N</sub>	Q <sub>N</sub>

X = Don't care

 $Q_N$  = remains at previous state

 $\overline{DRQ}$  and  $\overline{INTRQ}$  can be set to a logic 0 only on the high-to-low transition of  $\overline{DRQCLK}$  and  $\overline{INTCLK}$  respectively. The signal will remain at a logic 0 until cleared by a  $\overline{MR}$  or proper address selection via  $\overline{CS}$ ,  $A_1$ , and  $A_0$ .

# **SPECIFICATIONS**

# **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under Bias	0°c to 50°c
Voltage on any pin with respect to VSS	-0.2V to $+7.0V$
Power Dissipation	1 Watt

STORAGE TEMPERATURE:

- · · · · · · · · · · · · · · · · · · ·	
PLASTIC	-55°C to +125°C
CERAMIC	$-55^{\circ}C$ to $+150^{\circ}C$

NOTE: Maximum ratings indicate operation when permanent device damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical Characteristics.

DC Electrical Characteristics  $T_A = 0$ °C to 50°C,  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 


SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
VIL	Input Low Voltage	- 0.2		0.8	V	
VIH	Input High Voltage	2.0			V	
VOL	Output Low Voltage			0.4	V	IOL = 3.2 mA
Vон	Output High Voltage	2.4		1	V	$IOH = -200\mu A$
Voc	Supply Voltage	4.5	5.0	5.5	V	
Icc	Supply Current			100	mA	All outputs open

AC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 


SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITION
fwc	WCLK FREQUENCY			5.25	MHZ	
tDS	Data Setup w.r.t. ↓ WCLK	10			nsec	
<sup>t</sup> DH	Data hold w.r.t. ↓ WCLK	25			nsec	
tMF	↑ WCLK to ↑ MFM delay			160	nsec	Pin 1 LOW
tFM	↓ WCLK to ↓ MFM delay			180	nsec	Pin 1 LOW
tWN	Data delay to NOM from ↓ WCLK			190	nsec	Pin 4 = LOW
tWE	Data delay to EARLY from ↓ WCLK			180	nsec	Pin 4 = LOW
tWL	Data delay to LATE from			180	nsec	Pin 4 = LOW
tMR	Master reset pulse width	50			nsec	
tMD	↓MR to↑DRQ			150	nsec	

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
tMI	↓ MR to ↑ INTRQ			150	nsec	
<sup>t</sup> DQ	DRQCLK pulse width	50			nsec	
tIQ	INTCLK pulse width	50			nsec	
tDD	DRQCLK to DRQ			120	nsec	
tjj	↓ INTCLK to INTRQ			120	nsec	
tAD	↓ AX to ↑ DRQ			145	nsec	
tAI	↑ AX to ↑ INTRQ			160	nsec	
tCD	↓ CS to ↑ DRQ			145	nsec	
tCI	↓ CS to ↑ INTRQ			180	nsec	
<sup>t</sup> RN	↑RWC to ↓NOM			115	nsec	

NOTES: 1. Typical Values are for  $T_A = 25^{\circ}C$  and  $V_{CC} = +5.0V$ .



WD1100-02 Figure 4. MFM Generator Timing



See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

44 Printed in U.S.A

# Western Digital WD1100-12 Improved MFM Generator


#### **DESCRIPTION**

The WD1100-12 improved MFM Generator converts NRZ data into an MFM (Modified Frequency Modulated) data stream. The derived MFM signal containing both clocks and data can then be used to record information on a Winchester Disk Drive utilizing this recording technique. In addition to an MFM output, the device generates first level Write Precompensation signals for use with inner track densities. A unique feature of the WD1100-12 is the ability to delete a clock pulse in the outgoing MFM stream in order to record Address Marks.

The WD1100-12 is fabricated in NMOS silicon gate technology and is available in a 20 pin plastic or ceramic dual-in-line package.

# **FEATURES**

- SINGLE + 5V SUPPLY
- 5 M BIT/SEC DATA RATE
- WRITE PRECOMPENSATION
- ADDRESS MARK GENERATION



WD1100-12 Figure 1. Pin Connections

WD1100-12
Figure 3. Block Diagram Interrupt Control Logic

PIN NUMBER	SYMBOL	NAME	FUNCTION
1	NRZ	NON-RETURN-TO ZERO	NRZ data input that is strobed into the MFM generator by WCLK(4).
2	SKPEN	SKIP ENABLE	This input arms the SKIP logic for recording Address Marks when set to a logic 1.
3	WCLK	WRITE CLOCK	Complimentary clock inputs. NRZ data is clocked into the MFM Generator on the high-to-low transition of WCLK
4	WCLK	WRITE CLOCK	(pin 3).
5	RWC	REDUCED WRITE CURRENT	This signal when high, enables EARLY, LATE and NOM outputs.
9	2XDR	2 TIMES DATA RATE	This input is used to latch EARLY, LATE, NOM and MFM outputs.
10	VSS	V <sub>SS</sub>	Ground.
11	NOM	NOMINAL	Output signal from the Write Precompensation Logic used to signify that data is to be written nominal.
12	LATE	LATE	Output signal from the Write Precompensation Logic used to signify that data is to be shifted LATE before writing.
13	EARLY	EARLY	Output signal from the Write Precompensation Logic used to signify that data is to be shifted EARLY before writing.
16	MFM	MFM DATA	This output contains the MFM encoded data derived from the NRZ (pin 1) line.
6	<del>cs</del>	CHIP SELECT	Low input signal used to enable the Address decode logic.
8	INTCLK	INTERRUPT REQUEST CLOCK	A low on this line will latch the INTRQ (pin 15) at a logic 0.
7	DRQCLK	DATA REQUEST CLOCK	A low on this line will latch the DRQ (pin 14) at a logic 0.
15	INTRQ	INTERRUPT REQUEST	This output is latched at a logic 0 when INTCLK (pin 8) goes/ is low.
14	DRQ	DATA REQUEST	This output is latched at a logic 0 when DRQCLK (pin 7) goes/is low.
17	MR	MASTER RESET	A low level on this line causes DRQ and INTRQ to set at a logic 1.
18, 19	A <sub>0</sub> ,A <sub>1</sub>	ADDRESS 0, 1	When CS is low and the address lines go high, INTRQ is cleared; if the address lines go low then DRQ gets cleared. (i.e. set at a logic 1).
20	VCC	VCC	+ 5V ± 10% power supply input.

### **DEVICE DESCRIPTION**

The WD1100-12 is divided into two sections: MFM Generator and Interrupt Logic. The MFM Generator converts NRZ data into MFM data and provides Write Precompensation signals. The Interrupt Logic is used specifically on the WD1000 Winchester Controller Board and may be used in similar designs to generate Interrupt signals. The two sections of the device are isolated and have no common input or output signals.

Prior to entering data, the SKPEN line must be set to a logic 0 to enable only clocks in the data stream. Data is entered on the  $\overline{\text{NRZ}}$  line and strobed on the high-to-low transition of WCLK. The encoded NRZ data appears on the MFM (pin 16) output lagging by one clock cycle.

Write Precompensation signals EARLY, LATE, and NOM are generated as each data or clock pulse becomes available at the input when RWC is logic 1. The algorithm used is on Page 4.

LAST DA	LAST DATA SENT SENDING		TO BE SENT NEXT	EARLY	LATE	NOM
Х	1	1	0	Н	L	L
X	0	1	1	L	Н	L
0	0	0	1	Н	L	L
1	0	0	0	L	Н	L
ANY OTHER F	PATTERN			L	L	Н

# **DEVICE DESCRIPTION (CONTINUED)**

The SKPEN signal is used to record a unique data/clock pattern as an Address Mark, using A1<sub>16</sub> data with 0A<sub>16</sub> clock. This pattern is used for synchronization prior to data or ID fields that are read from the disk.

When the SKPEN signal is set to a logic 1, the internal skip logic is enabled. As long as zeroes are being shifted into the NRZ line, the device generates normal MFM data. On receipt of the first non-zero bit (typically the MSB of the A1 $_{16}$  the skip logic begins to count WCLK cycles. When the MFM generator tries to produce a clock between data bits 2 and 3, the skip logic disables the MFM generator during that time. The result for A1 $_{16}$  data is a clock pattern of  $0A_{16}$  instead of  $OE_{16}$ . Although other data patterns may be used, the MSB of the pattern must be a 1 (80 $_{16}$  or higher) in order to enable the skip logic at the proper time. After the skip logic has performed, it then disables itself and MFM data is recorded normally starting with the succeeding byte. To re-enable the skip logic again, the SKPEN line must be strobed.

The Interrupt Logic is used to clear Data Requests  $\overline{(DRQ)}$  and Interrupt Requests ( $\overline{INTRQ}$ ) by selecting  $\overline{CS}$  (pin 6) in combination with  $A_0$  and  $A_1$ . The  $\overline{MR}$  (Master Reset) signal is used to clear both  $\overline{DRQ}$  and  $\overline{INRQ}$  simultaneously.

MR	A <sub>1</sub>	A <sub>0</sub>	cs	DRQ	INTRQ
0	Х	Х	Х	Н	Н
1	Х	Х	1	Q <sub>N</sub>	Q <sub>N</sub>
1	0	0	0	Н	Q <sub>N</sub>
1	1	1	0	Q <sub>N</sub>	Н
1	1	0	0	Q <sub>N</sub>	$Q_N$
1	0	1	0	Q <sub>N</sub>	Q <sub>N</sub>

X = Don't care

Q<sub>N</sub> = remains at previous state

DRQ and INTRQ can be set to a logic 0 only by a low level or DRQCLK and INTCLK respectively. The signal will remain at a logic 0 until cleared by a MR or proper address selection via CS, A<sub>1</sub>, and A<sub>0</sub>.

# **SPECIFICATIONS**

# **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under Bias. . . . . . 0°C to 50°C Voltage on any pin with respect to  $V_{SS}$  . . . -0.2V to +7.0V Power Dissipation. . . . . . . . . . . . . . . . . 1 Watt

STORAGE TEMPERATURE:

PLASTIC..... - 55°C to + 125°C CERAMIC.... - 55°C to + 150°C

NOTE: Maximum ratings indicate operation when permanent device damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical Characteristics.

DC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 


SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
VIL	Input Low Voltage	-0.2		0.8	V	
ViH	Input High Voltage	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	IOL = 3.2 mA
Voн	Output High Voltage	2.4			V	$I_{OH} = -200\mu A$
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Icc	Supply Current			100	mA	All outputs open

AC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 


SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
tFR	WCLK FREQUENCY			5.25	MHZ	
tDS	Data Setup w.r.t. ↓WCLK	10			nsec	
tDH	Data hold w.r.t.↓WCLK	25			nsec	
tMF	↑WCLK to↑MFM delay			210	nsec	Pin 1 LOW
tFM	↓WCLK to↓MFM delay			230	nsec	Pin 1 LOW
tWN	Data delay to NOM from ↓WCLK			240	nsec	
tWE	Data delay to EARLY from ↓WCLK			230	nsec	
tWL.	Data delay to LATE from ↓WCLK			230	nsec	
tMR	Master reset pulse width	50			nsec	
tMD	↓ MR to↑ DRQ		·	150	nsec	

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
tΜΙ	↓MR to ↑ INTRQ			150	nsec	
tDQ	DRQCLK pulse width	50			nsec	
tiQ	INTCLK pulse width	50			nsec	
tDD	↓ DRQCLK to DRQ			120	nsec	
tjj	↓ INTCLK to INTRQ			120	nsec	
tAD	↓AX to↑DRQ			145	nsec	
tAI	↑ AX to↑INTRQ			160	nsec	
tCD	↓CS to ↑ DRQ			145	nsec	
tCI	↓CS to ↑ INTRQ			180	nsec	
tRN	↑RWC to ↓ NOM			145	nsec	
tTE .	↓2XDR to ↑ EARLY			75	nsec	
tTN	↓ 2XDR to ↑ NOM			75	nsec	
<sup>†</sup> TL	↓2XDR to↑LATE			75	nsec	

NOTES: 1. Typical Values are for  $T_A = 25$ °C and  $V_{CC} = +5.0V$ .



WD1100-12 Figure 4 MFM GENERATOR TIMING



See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

# Western Digital WD1100-03 AM Detector


#### **DESCRIPTION**

The WD1100-03 Address Mark Detector provides an efficient means of detecting Address Mark Fields in an MFM (NRZ) data stream. MFM (NRZ) clocks and data are fed to the device along with a window clock generated by an external data separator. The WD1100-03 searches the data stream for a DATA = A1, CLK = 0A pattern and produces an AM DET signal when the pattern has been found. NRZ data is an output from the device, which can be used to drive a serial/parallel converter. An uncommitted latch is also provided for by the data separator circuitry, if required.

The WD1100-03 Address Mark Detector is fabricated in NMOS silicon gate technology and is available in a 20 pin dual-in-line package.

#### **FEATURES**

- SINGLE + 5V SUPPLY
- 5 MBITS/SEC DATA RATE
- DECODES A1<sub>16</sub>-0A<sub>16</sub>
- SYNCHRONOUS CLOCK/DATA OUTPUTS
- 20 PIN DIP PACKAGE



WD1100-03 Figure 1. Pin Connections

WD1100-03 Figure 2. Block Diagram

PIN NUMBER	SYMBOL	NAME	FUNCTION
1 3	RCLK RCLK	READ CLOCK READ CLOCK	Complimentary clock inputs used to clock DIN and $\overline{\text{CLK}}$ IN into the AM detector.
2	DIN	DATA INPUT	MFM data pulses from the external Data Separator are connected on this line.
4	CLKIN	CLOCK INPUT	MFM clock pulses from the external Data Separator are connected on this line.
5	TUOD	DATA OUTPUT	Data Output from the internal Data Shift register, synchronized with DCLK.
6, 7, 13, 17	NC	No Connection	To be left open by the user
8 11	TEST 1 TEST 2	TEST 1 TEST 2	To be left open by the user.
9	ENDET	ENABLE DETECTION	A logic 1 on this line enables the detection logic to search for a data A1 <sub>16</sub> and clock.
10	V <sub>SS</sub>	Vss	GROUND.
12	DCLK	DATA CLOCK	Clock output that is synchronized with DATA OUT (Pin 5).
14	QOUT	LATCH OUTPUT	Signal output from the uncommitted latch.
15	AMDET	ADDRESS MARK DETECT	Complimentary Address Mark Detector output. These signals will go active when a Data = A1 <sub>16</sub> Clock = 0A <sub>16</sub>
16	AMDET	ADDRESS MARK DETECT	pattern is detected in the data stream.
18	СР	CLOCK PULSE	A low-to-high transition on this line will cause the QOUT (Pin 14) to be latched at a logic 0.
19	RST	RESET	A logic 0 on this line will cause the QOUT (Pin 14) signal to be set at a logic 1.
20	VCC	Vcc	+5V ± 10% power supply input.

#### **DEVICE DESCRIPTION**

Prior to shifting data through the device, the internal logic must be initialized. While the ENDET (Pin 9) line is at a logic 0, shifting of data will be inhibited and AMDET, AMDET, CLK, and DATA OUT will remain inactive.

When ENDET is at a logic 1, shifting is enabled. NRZ data is entered on the DIN line (Pin 2) and shifted on the high-to-low transition of RCLK (Pin 1). NRZ clocks are entered on the CLK IN line, and shifted on the high-to-low transition of RCLK (Pin 3). The DOUT line (Pin 5) is tied to the last stage of the internal Data Shift register and will reflect information clocked into the DIN line delayed by 8 bits.

While each bit is being shifted, a 16 bit comparator is continuously checking the parallel contents of the shift registers for the DATA =  $A1_{16}$ , CLK =  $0A_{16}$  pattern. When this pattern is detected, AMDET will be set to a logic 0 and AMDET will be set to a logic 1. AMDET and AMDET will remain latched until the device is re-initialized by forcing ENDET to a logic 0.

When an AM is detected, DCLK will begin to toggle. Data present on the DOUT line may then be clocked into an external serial/parallel converter. DCLK will remain inactive when ENDET is held at a logic 0.

An uncommitted edge-triggered flip/flop has been provided to facilitate the detection of high frequency by the data separator, but may be used for any purpose. The low-to-high transition of CP (Pin 18) will set the QOUT (Pin 14) to a logic 0. QOUT may be reset back to a logic 1 by a low level on the RST line (Pin 19).

TEST1 and TEST2 are output lines. TEST1 is an active low pulse when an  $A1_{16}$  is detected, and TEST2 is active low pulse when a  $0A_{16}$  is detected. These signals are used for test points and therefore should be left open by the user if not required.

# **SPECIFICATIONS**

# **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under bias	. 0°C to 50°C
Voltage on any pin with respect to $V_{SS} \dots = 0$	0.2V  to  + 7.0V
Power dissipation	1 Watt

STORAGE TEMPERATURE	
PLASTIC – 55 °C to	+ 125°C
CERAMIC – 55°C to	+ 150°C

NOTE: Maximum ratings indicate operation where permanent device damage may occur. Continuous operations at these limits is not intended and should be limited to those conditions specified in the DC electrical characteristics.


DC Electrical Characteristics  $T_A = 0$  °C to 50 °C;  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
V <sub>IL</sub>	Input Low Voltage	- 0.2		0.7	V	
VIH	Input High Voltage	2.0			V	
VOL	Output Low Voltage			0.4	V	IOL = 3.2  mA
Vон	Output High Voltage	2.4			V	$I_{OH} = -200\mu A$
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Icc	Supply Current			100	mA	All outputs open

AC Electrical Characteristics  $T_A = 0$  °C to 50 °C;  $V_{CC} = +5V \pm 10$  %,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
fRC	RCLK Frequency			5.25	MHZ	
tst	Data Setup time	40			nsec	
t <sub>HT</sub>	Data Hold time	10			nsec	
tDD	DOUT to DCLK DELAY			110	nsec	
t <sub>RD</sub>	<b>↓</b> RCLK to ↑ DCLK			120	nsec	
t <sub>RA</sub>	<b>♦ RCLK</b> to ↑ AMDET			115	nsec	
t <sub>RM</sub>	↓RCLK to↓AMDET			125	nsec	
tRO	↓ RCLK to DOUT			135	nsec	
tEA	<b>↓ ENDET to ↓ AMDET</b>			130	nsec	
tRQ	↓ RST to ↑ QOUT			110	nsec	
t <sub>RW</sub>	Pulse width of RST	50			nsec	
tcw	CP Pulse width	90			nsec	
tca	↑ CP to ↓ QOUT			106	nsec	

NOTES: 1. Typical Values are for  $T_A = 25$  °C and  $V_{CC} = + 5V$ .



WD1100-03 Figure 3. Functional Timing

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

# Western Digital WD1100-04 CRC Generator/Checker


# **DESCRIPTION**

The WD1100-04 CRC Generator/Checker is designed to generate a Cyclic Redundancy Checkword from a serial data stream, and to check a data stream against a known CRC word. Complimentary latched "CRCOK" outputs are provided to indicate CRC errors in check mode. Additional logic has been included to shift the CRC checkword out of the device by signals generated on other WD1100 family devices.

The WD1100-04 is fabricated in NMOS silicon gate technology and is available in a 20 pin dual-in-line package.

# **FEATURES**

- GENERATES/CHECKS CRC
- SINGLE + 5V SUPPLY
- LATCHED ERROR OUTPUTS
- $X^{16} + X^{12} + X^5 + 1$  (CCITT-16)
- AUTOMATIC PRESET
- 20 PIN DIP PACKAGE



WD1100-04 Figure 1. Pin Connections

WD1100-04 Figure 2. Block Diagram

PIN NUMBER	SYMBOL	NAME	FUNCTION	
1	DIN	DATA INPUT	Active low serial input data stream is used to generate/check the 2 byte CRC word.	
2	DOCK	DATA OR CRC WORD CLOCK	After a byte of data has been transferred in, this input signal is used to latch the state of DOCE in an internal D flop with a high to low transition.	
3	SHFCLK	SHIFT CLOCK	The falling edge shifts data bits into the CRC generator/checker. It also transfers the CRC check word to DOUT in the write mode (DOCE = LOW). The rising edge also activates the CRCOK lines in the read mode when no error is found.	
4, 5	N.C.	NO CONNECTION		
6	CWE	CHECK WORD ENABLE	This active low output indicates that the CRC checkword is being output on the DOUT line. When CWE is high, data is being output on DOUT.	
7	DOCE	DATA OR CRC ENABLE	Initially, this input line is held high to direct input data (pin 1) to the output data (pin 11). After the next to the last BYTE is transmitted but before the last BYTE occurs DOCE must be low to direct the 2 CRC check bytes to DOUT (pin 11).	
			DOCE must be maintained low for a minimum of 2 byte times. DOCE is used only in the write mode.	
8	CRCIZ	CYCLIC REDUNDANCY CHECK INITIALIZE	When this line is at a logic 0, the SKPCLK output line is held high and the CRC generator is held preset to hex "FFFF."	
9	N.C.	NO CONNECTION		
10	V <sub>SS</sub>	GROUND	GROUND.	
11	DOUT	DATA OUTPUT	In the write mode, this line outputs the unmodified data stream along with the 2 byte CRC word appended to the end of the stream.	
12	SKPCLK	SKIP CLOCK	The first high-to-low transition on DIN (pin 1) resets SKPCLK low and enables the CRC to either generate or check the CRC word.	
13	CRCOK	CYCLIC REDUNDANCY CHECK OKAY	In the read mode, after the 2 byte CRC word is entered on DIN and no error has been detected, this line is set high to indicate no errors have occurred. This line will then remain high as long as DIN is maintained high.	
14	WCLK	WRITE CLOCK	This input clock is divided by 16 to produce TIMCLK (pin 15) and has no effect on the rest of the internal circuitry.	
15	TIMCLK	TIMING CLOCK	See above.	
16	CRCOK	CYCLIC REDUNDANCY CHECK OKAY	Complementary output version of CRCOK (pin 13).	
17-19	N.C.	NO CONNECTION		
20	Vcc	Vcc	+5V ± 10% power supply input.	

#### **DEVICE DESCRIPTION**

Prior to shifting data thru the device (either in the read or write modes) the CRC generator/checker is initialized by strobing the CRCIZ (pin 8) low. This forces the SKPCLK (pin 12) line to the high state. The first low going transition on DIN (pin 1), namely the most significant bit of an address mark, resets the SKPCLK line. The WD1100-04 has now been properly initialized and is ready to generate/check the CRC bytes. The CRCOK and CRCOK lines should be set to their inactive states.

In the write mode, initially the DOCE (pin 7) is held high and a pseudo DOCK is produced by supplying a string of zeros before the address mark. This ensures the proper state of the internal D flip flop to gate input data to the output line DOUT (pin 11). As shown in the block diagram the CWE (pin 6) will be set high. Sometime between the next to the last and the last DOCK that indicates the end of the data stream, DOCE (pin 7) is lowered to ensure the smooth transition of the 2 byte CRC checkword to the output line DOUT (pin 11).

DOCE must be maintained low for a minimum of 2 byte times. After the CRC word is generated, DOUT will produce a string of zeros (i.e., held high). This portion of the circuitry is dormant in the read mode.

After proper initialization, input data is entered on DIN (pin 1) along with the 2 byte CRC word for the read mode of

operation. At the end of the data stream, if no errors were detected the CRCOK (pin 13) is set high. Accordingly the complimentary output (pin 16) is set low. These output states will be maintained as long as DIN is held high and CRCIZ (pin 8) is not strobed. If the CRCOK lines do not become active, an error has been detected and a re-try is in order. If successive re-tries fall, an error flag may be set to determine a further course of action as desired by the user. WCLK is divided by 16 to produce TIMCLK which may be

used as a buffered step clock for SA1000 compatible

#### **SPECIFICATIONS**

drives.

#### **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under Bias  Voltage on any pin with respect to VSS – Power Dissipation	0.2V  to  + 7.0V
STODAGE TEMPEDATURE	

STURAGE LEWIFERATURE	
PLASTIC	- 55°C to + 125°C
CERAMIC	- 55 °C to + 150 °C

NOTE: Maximum ratings indicate operation where permanent device damage may occur. Continuous operations at these limits is not intended and should be limited to those conditions specified in the DC Electrical Characteristics.

DC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 


SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
VIL	Input Low Voltage	- 0.2		0.8	V	
VIH	Input High Voltage	2.0			V	
VOL	Output Low Voltage			0.4	V	I <sub>OL</sub> = 3.2 mA
Vон	Output High Voltage	2.4			V	IOH = -200µA
VCC	Supply Voltage	4.5	5.0	5.5	V	
ICC	Supply Current			100	mA	All outputs open

AC Electrical Characteristics  $T_A = 0^\circ$  to  $50^\circ$ C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ 


SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
tWT	↑WCLK to↓TIMCLK			95	nsec	
twr	↑ WCLK to ↑ TIMCLK			85	nsec	
tzs	↓ CRCIZ to ↑ SKPCLK			120	nsec	
<sup>t</sup> ZK	CRCIZ pulse width	90			nsec	
<sup>t</sup> BS	DOCE set up time w.r.t. ↓ DOCK	20			nsec	
tBH	DOCE hold time w.r.t. ↓ DOCK	40			nsec	
t <sub>DD</sub>	DIN to DOUT delay			105	nsec	CWE set high

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
<sup>t</sup> DK	↓DIN to↓SKPCLK			120	nsec	
tDW	DIN P.W. to reset SKPCLK	50			nsec	
tIC	DOCK to ↓ CWE			120	nsec	
tBC	↓ DOCK to ↑ CWE			120	nsec	
fsc	SHFCLK frequency			5.25	MHZ	
tsR	↑ SHFCLK to ↑ CRCOK	į.		85	nsec	
tSC	↑SHFCLK to↓CRCOK			90	nsec	
tIN	↓ DOCK to ↓ DIN			90	nsec	

Notes: 1. Typical values are for  $T_A = 25$  °C and  $V_{CC} = +5.0V$ 



WD1100-04 Figure 3. Write Mode



See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

# Western Digital WD1100-05 Parallel/Serial Converter


# **DESCRIPTION**

The WD 1100-05 Parallel/Serial Converter allows the user to convert a byte of data to a serial stream when writing to a disk or any serial device. Parallel data is entered via the D0-D7 lines on the rising edge of DCLK. A synchronous BYTE counter is used to signify that 8 bits of data have been shifted out and that the 8 bit latch is ready to be reloaded. The double buffering of the data permits another byte to be loaded while the previous byte is in the process of being shifted.

The WD1100-05 is implemented in NMOS silicon gate technology and is available in a 20 pin plastic or ceramic dual-in-line package.

# **FEATURES**

- SINGLE + 5V SUPPLY
- DOUBLE BUFFERING
- BYTE STROBE OUTPUTS
- 5 M BITS/SEC SHIFT RATE
- TRI-STATE OUTPUT CONTROL
- PARALLEL IN/SERIAL OUT
- 20 PIN DIP PACKAGE



WD1100-05 Figure 2. Block Diagram

PIN NUMBER	SYMBOL	NAME	FUNCTION
1-8	D0-D7	DATA 0-DATA 7	8 bit parallel data inputs (bit 7 = MSB).
9	SHFCLK	SHIFT CLOCK	Inverted copy of WCLK (pin 12) which is active when ENABLE (pin 19) is at a logic 0.
10	$V_{SS}$	GROUND	GROUND.
11	DCLK	DATA CLOCK	Active low input signal resets the BDONE (pin 16) latch. The low-to-high (trailing edge) clocks the input data into the internal 8 bit latch.
12	WCLK	WRITE CLOCK	The high-to-low (I) edge of this clock signal is used to shift the data out serially. The low-to-high (†) edge is used to update the internal byte counter (module 8).
13	ĹĎ	LOAD	This active low signal indicates that the Byte Counter is being preset to 1. Normally left open by the user.
14	SHFCLK	SHIFT CLOCK	Delayed copy of WCLK (pin 12) which is active when EN (pin 19) is at a logic 0.
15	DOUT	DATA OUT	Serial data output enabled by EN (pin 19).
16	BDONE	BYTE DONE	This output signal is forced to a logic 1 whenever 8 bits of data have been shifted out. BDONE remains in this state unless reset by the loading of another byte of data.
17	TEST	TEST INPUT	This pin must be left open by the user.
18	NC	No Connection	
19	ĒN	ENABLE	This active low signal enables DOUT, SHFCLK, SHFCLK, SHFCLK, and BDONE outputs. When high, these output signals are in a high impedance state.
20	VCC	Vcc	+5 ± 10% power supply input.

#### **DEVICE DESCRIPTION**

Prior to loading the WD1100-05, it is recommended that 00H (or FF) be loaded into the input buffers to ensure that DOUT is at a fixed level.  $\overline{\text{EN}}$  (pin 19) is set to a logic 0 to enable the device outputs.

Data is entered on the D0-D7 input lines and is strobed into the data latches on the rising edge of DCLK (pin 11). DCLK also resets BDONE (pin 16). The first BDONE that comes up simply means that the WD1100-05 is ready to accept another byte of data and that the previous byte entered is in the process of being shifted out. If the BDONE is serviced prior to every 8th WRITE CLOCK pulse the output data will represent a contiguous block of the bytes entered. Due to the asynchronous nature of the WD1100-05, the input data will be available in serial form at the output anywhere from 8 to 16 write clock cycles later.

Data is shifted out on the high-to-low (4) transition of the WCLK (pin 12). The low-to-high (†) transition of WCLK increments a byte counter which in turn sets the BDONE signal high after 8 bits of data have been shifted out. The low-to-high transition of BDONE also causes the loading of the data buffer into the shift register. The data buffer is now ready to be reloaded with the next byte.

The loading of the next byte automatically clears the BDONE signal. The entire process as outlined above is repeated. BDONE always needs to be serviced within 8

WCLK cycles unless the next byte to be transmitted is the same as the previous byte.

Four signals, BDONE, DOUT, SHFCLK, and SHFCLK, can be placed in a high impedance state by setting EN (pin 19) to a logic 1. Likewise, EN must be at a logic 0 in order for these signals to drive any external device.

The TEST pin is internally OR'ed with the counter output to produce the LD (pin 13) signal. This is used to inhibit the bit counter by external means for test purposes. It is recommended that TEST be left open by the user. An internal pullup register is tied to this pin to satisfy the appropriate logic level required for proper device operation.

# **SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under Bias	
Voltage on any pin with respect to VSS	-0.2V to $+7.0V$
Power Dissipation	
STORAGE TEMPERATURE	
PLASTIC	55°C to + 125°C
CERAMICS	55°C to + 150°C

NOTE: Maximum ratings indicate operation where permanent device damage may occur. Continuous operations at these limits is not intended and should be limited to those conditions specified in the DC electrical characteristics.


DC Electrical Characteristics:  $T_A = 0$  °C to 50 °C;  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

SYMBOL.	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
VĮL	Input Low Voltage	- 0.2		0.8	V	
Voн	Input High Voltage	2.0		 	V	
VOL	Output Low Voltage			0.4	V	$I_{OL} = 3.2  \text{mA}$
Vон	Output High Voltage	2.4			V	$I_{OH} = -200\mu A$
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Icc	Supply Current			100	mA	All Outputs Open

AC Electrical Characteristics:  $T_A = 0$  °C to 50 °C;  $V_{CC} = +5 \pm 10$  %;  $V_{SS} = 0$ V

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
fwc	WCLK frequency			5.25	MHZ	
tDW	DCLK pulse width	50			nsec	
tDS	Data set-up w.r.t.↑ DCLK	30			nsec	
<sup>t</sup> DH	Data hold time w.r.t.↑ DCLK	30			nsec	
tDB	↓ DCLK to ↓ BDONE			130	nsec	EN = 0
t <sub>DO</sub>	↓WCLK to DOUT			130	nsec	EN = 0
<sup>t</sup> SH	↓WCLK to↓SHFCLK			75	nsec	EN = 0
tHS	↑WCLK to↑ SHFCLK			70	nsec	EN = 0
tWB	↑WCLK to↑BDONE	75		180	nsec	
tES	↓ EN to BDONE, DOUT SHFCLK ACTIVE			25	nsec	
<sup>t</sup> CL	↑ WCLK to ↓ LD			50	nsec	

NOTES: 1. Typical Values are for  $T_A = 25$  °C and  $V_{CC} = +5.0V$ 



WD1100-05
Figure 3. Functional Timing Diagram

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

62

Printed in U.S.A


# Western Digital WD1100-06 ECC/CRC Logic

#### DESCRIPTION

The WD1100-06 ECC/CRC logic chip gives the user of the WD1100 series of chips easy ECC or CRC implementation. With proper software, it will provide single burst correction up to 8 bits and double burst detection. The computer selected polynomial has been optimized for Winchester 51/4" and 8" drives with sector sizes up to 512 bytes.

#### **FEATURES**

- 32 bit computer selected polynomial
- Single burst correction up to 8 bits
- Multiple burst detection
- Programmable correction/detection span
- CRC or ECC software selectable
- Data transfer rates to 5.25 Mbits/sec
- · Serial check/syndrome bit processing
- 128, 256, 512 byte sector sizes
- Single + 5V supply
- TTL, MOS compatible
- 20 pin DIP package



WD1100-06 Figure 1. PIN CONNECTIONS

WD1100-06 Figure 2. BLOCK DIAGRAM

# WD1100-06 ECC/CRC DEVICE PIN DESCRIPTION

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
1	READ/WRITE	R/W	Input line used to select the data, clock and CRC/ECC strobe during read/write operations. When low input signals WDAT, WCP, and WBS are selected. When high input signals RDAT, RCP, and RBS are selected.
2	READ CLOCK PULSE	RCP	Input pulse used by the internal shift registers to compute the 4 syndrome bytes.
3	WRITE CLOCK PULSE	WCP	Input pulse used by the internal shift registers to compute the 4 check bytes.
4	READ DATA	RDAT	Serial data input during a read operation.
5	WRITE DATA	WDAT	Serial data input during a write operation.
6	SELECT	SEL	This input is used to select either the CRC or the ECC polynomial for error detection/correction. SEL = 0 ECC polynomial selected. SEL = 1 CRC polynomial selected.
7	ECC INITIALIZE	ECCIZ	Input used to preset all the internal shift registers. Output lines FBD, EDOUT, DOUT, and CSE will be in their inactive high states. The first low going edge of either RDAT or WDAT signals the activation of all internal circuitry.
8	NO CONNECTION	N/C	No connection.
9	ECC ENABLE	ECCEN	When low, the ECC/CRC process is enabled. When high, this output signal indicates that the process is disabled.
10	GROUND	VSS	Ground
11	READ/WRITE CLOCK PULSE	RWCP	Output clock pulse during read or write operations. The input clock pulses RCP and WCP are multiplexed on this output line for use by any support logic.
12	BYTE SYNC	BS	The input signals RBS and WBS are gated with the appropriate clocks and multiplexed as an output on the byte sync line. Normally not used by the user.
13	CLOCK SELECT ENABLE	CSE	When high, this output indicates that the device is in the process of computing the check/syndrome bytes and that EDOUT and DOUT lines contain data information. When low, the device puts CRC or ECC check/syndrome bits on the output data lines.
14	FEEDBACK	FBD	The feedback line to the shift registers is brought out as an output line for test purposes. Normally left open by the user.
15	DATA OUTPUT	DOUT	Output data line carries data or CRC/ECC information depending upon the state of DCSS.
16	EARLY DATA OUTPUT	EDOUT	Unlatched output data line available 1 clock period earlier than DOUT.

# WD1100-06 ECC/CRC PIN DESCRIPTION (CONTINUED)

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
17	DATA/CHECK SYNDROME SELECT	DCSS	Data or check/syndrome select input line. When high, data is output on the data lines; when low, CRC or check syndrome bits are output depending upon which polynomial is selected. DCSS goes low sometime between the last and the next to the last data byte transferred to/from the disk provided all set-up and hold-times have been met. DCSS must stay low for at least 2 byte times when the CRC polynomial selected and it must stay low for at least 4 byte times if the ECC polynomial is selected.
18	READ BYTE	RBS	Input used to latch the state of DCSS during the read mode.
19	WRITE BYTE	WBS	Input used to latch the state of DCSS during the write mode.
20	+ 5V	Vcc	+5V ± 10%

#### **DEVICE DESCRIPTION**

To ensure correct operation of the WD1100-06 device. the ECCIZ line is strobed to preset the polynomial generator shift register, and reset the Data/Check-Syndrome select flip-flop. The 32 bit shift register string is preset to avoid all zero check bytes. The DCSS line is held high and appropriate signals are then applied to the rest of the inputs. Since most disk media use an Address mark of A1 (or M.S.B. set), advantage is taken of this feature to start off the ECC/CRC calculation on the data/ID fields automatically. The first active low going edge on the input data lines releases the internal SET Flip-Flop. The ECCEN output line is set low indicating that the internal circuitry is ready to begin the computation of the ECC/CRC bytes. Immediately following the Address mark, data is supplied in a serial fashion.

Sometime before the last byte of data and after the next to the last byte of data is transferred through this device, the DCSS line is set low. Since data is generally serialized/deserialized before/after processing by the WD1100-06 device, the byte-sync pulses can be easily obtained from those devices marking the byte boundaries. The byte-sync pulses are internally ANDED with the RWCP line to ensure the smooth transition of check/syndrome bytes on the DOUT output line only after the last bit of data has been entered into the device. A one bit time delay through a D Flip-Flop has been added on the DOUT line to deglitch this output line.

During a WRITE operation, the input data stream is divided by the polynomial  $X^{32} + X^{28} + X^{26} + X^{19} + X^{17} + X^{10} + X^2 + 1$  and the 32 bit remainder obtained is used as the 4 check syndrome bytes. If the syndrome is zero, no errors occurred. Otherwise, the non-zero syndrome is used by a software algorithm to compute the displacement and the error vector

within the bad sector. To protect the integrity of the ID field only a CRC check should be performed over this field. No attempt ought to be made to correct data in the ID field. The CRC polynomial implemented is the standard CCITT (X $^{16} + X^{12} + X^5 + 1$ .) Although either polynomial may be used for both fields, the use of the CRC polynomial for the ID fields is recommended since it only requires 2 bytes instead of 4.

#### POLYNOMIAL SELECTION

For disk media, polynomial selection has a significant influence on data accuracy. Fire code polynomials have been widely used on OEM disk controllers, but provide less accuracy than properly selected computer generated codes.

For fixed, guaranteed correction and detection spans, data accuracy may be highly dependent on polynomial selection. Some polynomials, fire codes for example, are particularly susceptible to miscorrection on common disk type errors, while others, computer generated polynomials for example, can be selected to be less susceptible. Computer generated codes do not have the pattern sensitivity of the fire code and the miscorrection patterns are more random in nature.

More than 20,000 computer generated random polynomials of degree 32, each with 8 feedback terms, were evaluated in order to find the polynomial described in this specification.

#### SELECTING THE CORRECTION SPAN

The code described in this document can be used to correct up to 8 bits.

Any correction span from 1 to 8 may be selected. However, for best data accuracy, the lowest correction span should be used that meets the correction requirements for the disk drives supported.

For most Winchester media, a 5 bit correction span is adequate.

The correction span may have to be longer if the drive uses a read/write modulation method that maps a single media bit in error into several decoded bits in error. Examples of read/write modulation methods of this type would be GCR and 2,7 code.

#### PROPERTIES OF THE POLYNOMIAL

The following polynomial was computer selected for insensitivity to short double bursts, good detection span and 8 feedback terms.

Forward polynomial is: 
$$\chi 32 + \chi 28 + \chi 26 + \chi 19 + \chi 17 + \chi 10 + \chi 6 + \chi 2 + 0$$

Reciprocal polynomial is: 
$$\chi32$$
 +  $\chi30$  +  $\chi26$  +  $\chi22$  +  $\chi15$  +  $\chi13$  +  $\chi6$  +  $\chi4$  +  $\chi0$ 

# Properties\*

- Maximum record length (r) = 526x8 bits (including check bits)
- 2. Maximum correction span (b) = 8 bits
- 3. Degree of polynomial (m) = 32
- Single burst detection span without correction = 32 bits. (Detection span when the code is used for detection only)
- Single burst detection span with correction (d) (Detection span when the code is used for correction)
  - = 19 bits for b = 5 and r = 526x8
  - = 14 bits for b = 8 and r = 526x8
  - = 20 bits for b = 5 and r = 270x8
  - = 14 bits for b = 8 and r + 270x8
- Double burst detection span without correction (Doule burst detection span when code is used for correction)
  - = 3 bits for b = 5 and r = 526x8
  - = 2 bits for b = 8 and r = 526x8
  - = 4 bits for b = 5 and r = 270x8
  - = 2 bits for b = 8 and r = 270x8
- 7. Non-detection probability = 2.3 E-10.
- 8. Miscorrection probability—
  - = 1.57 E-5 for b = 5 and r = 526x8
  - = 1.25 E-4 for b = 8 and r = 526x8
  - = 8.00 E-6 for b = 5 and r = 270x8
  - = 6.40 E-5 for b = 8 and r = 270x8

#### NOTE:

You should not use this polynomial for a record length or correction span beyond the maximum specified above.

#### SOFTWARE REQUIREMENTS

The software algorithm, developed by the user, uses the syndrome to detect an error, generate a correction pattern and a displacement vector or to determine if uncorrectable. In the correction algorithm, a simulated shift register is used to implement the reciprocal polynomial. The simulated shift register is loaded with the syndrome and shifted until a correctable pattern is found or the error is determined to be uncorrectable. Both forward and reverse displacements are computed.

Either the serial or the parallel algorithm may be implemented by the user. In almost all cases the serial software algorithm is the most applicable. Additionally, 1K of table space is required if the parallel software algorithm is selected. It is assumed that the highest order bit of a byte is serialized and deserialized first.

# **CORRECTION TIME PERFORMANCE**

All real time operations are performed with error correction hardware. The software algorithms used get involved only after an error has been detected.

The following correction times are for a serial type algorithm such as that used on the WD1001:

- a) Standard microprocessor = 30 to 60 milliseconds
- b) Bit slice = 6 to 12 milliseconds
- c) 8X300 (used on WD1001) = 15 to 30 milliseconds

#### **DATA ACCURACY**

ERP (Error Recovery Procedure) strategies have a significant influence on data accuracy. An ERP strategy requires data to be re-read before applying correction and results in much better data accuracy. The WD1001 employs such a strategy. This strategy reduces the possibility of passing undetected erroneous data by rereading until the error goes away, or until there has been a consistant error syndrome over two previous rereads.

Another technique that can be used to give data a higher probability of recovery is write check: read back after write. Since write check affects performance, it should be optional. Alternate sector assignment and defect skipping are some of the other techniques that may be implemented by the user if so desired.

#### **SELF-CHECKING WITH MICROCODE**

Periodic microcode and/or software checking is another approach that can be used to limit the amount of undetected erroneous data transferred in case of an ECC circuit failure. Microcode or software diagnostics could be run on subsystem power up and during idle times. These diagnostics would force ECC errors and check for the proper syndrome and proper decoding of the syndrome by the correction routine of the operational microcode.

To do this, simply use a long bit in the READ and WRITE commands to the disk. This bit can then be used to suppress the transfer of check/syndrome bytes on the output data line by letting the DCSS line stay high during ECC TIME. The complete procedure is summarized below.

- 1. WRITE: Pass all data to the disk and generate 4 check bytes at the end of the data field.
- 2. READLONG: Do not generate the syndrome, instead copy the 4 check bytes as data and pass them unaltered to the host. Now the host may induce errors anywhere in the data stream as long as

- the induced error does not exceed the correction span of the polynomial generator.
- WRITELONG: Write the data and check bytes supplied by the host to the disk. Prevent WD1100-06 from generating check bits by not asserting DCSS during transfer. No check bytes will be recorded.
- 4. READ: Read data and generate the syndrome in a normal manner. The software algorithm can now be invoked to correct the induced error.

To aid in detection of certain hardware failures, it is desirable to have non-zero check bytes for an all zeros record. This feature has been incorporated into the circuit defined in this specification.

#### **SPECIFICATIONS**

# ABSOLUTE MAXIMUM RATINGS


Ambient Temperature under bias . . . . 0°C to 50°C Voltage on any pin with respect to VSS . . . . . - 0.2V to +7.0V Power dissipation . . . . . 1 Watt Storage Temperature Plastic . . . . . . . - 55°C to + 125°C

# NOTE:

Maximum ratings indicate operation where permanent device damage may occur. Continuous operations at these limits is not intended and should be limited to those conditions specified in the DC electrical characteristics.

DC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
VIL	Input Low Voltage	- 0.2		0.8	V	
VIH	Input High Voltage	2.0			V	
VOL	Output Low Voltage			0.4	V	IOL = 3.2  mA
Vон	Output High Voltage	2.4			V	$IOH = -200\mu A$
VCC	Supply Voltage	4.5	5.0	5.5	V	
ICC	Supply Current		75	150	mA	All outputs open



AC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10$ %,  $V_{SS}$ 

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
fCP	Clock Frequency			5.25	MHZ	
tız	ECCIZ Pulse Width	50	}		nSec	·
tιΕ	ECCIZ ↓ to ECCEN ↑			100	nSec	
tsT	R/WDAT Setup Time	50		1 Clock Period	nSec	
tHT	R/WDAT Hold Time	0			nSec	

See page 725 for ordering information.

# Western Digital WD1100-07 Host Interface Logic


#### DESCRIPTION

The WD1100-07 Host Interface Logic chip simplifies the design of a Winchester Hard Disk Controller using the WD1100 chip series. It does this by performing logic functions that would otherwise require considerable discrete logic. Additionally, there are signals provided for ECC implementation.

The WD1100-07 is implemented in NMOS silicon gate technology and is available in a 20 pin plastic or ceramic Dual-in-Line package.

#### **FEATURES**

- SINGLE +5V SUPPLY
- WAIT SIGNAL GENERATION
- TIMING CLOCK GENERATION
- INDEX PROPAGATION
- CARD ACCESS CONTROL
- COMPLIMENTS ECC ARCHITECTURE
- 20 PIN DIP PACKAGE



WD1100-07 Figure 1. PIN CONNECTIONS

WD1100-07 Figure 2. BLOCK DIAGRAM

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
1	WAIT CLEAR 1	WCL1	This input presets a WAIT latch to a non-WAIT condition on the falling edge.
2	WAIT CLEAR 2	WCL2	This input presets a WAIT latch to a non-WAIT condition on the falling edge.
3	RESET	RESET	An input used to set TIMCLK & reset WAIT, AMOUT and RBS.
4	SELECT ADDRESS ENABLE	SACEN	This is an input signal that is used to enable card select for host access.
5	ADDRESS MARK DETECT	AMDET	An input that must go active when a DATA = A1(HEX) or clock = 0A(HEX) pattern is detected in the data stream
6	TIMING CLOCK	TIMCLK	An output used to provide reference timing signals to SA100 type drives
7	READ CLOCK	RCLK	This input, the same as used to clock in data and clocks to the AM detector, is used to produce AMOUT.
8	INDEX PULSE	INDEX	This input is provided by the drive once each revolution of the disk
9	LINDEX RESET	LINR	An input used to reset LINDEX.
10	GROUND	Vss	Ground
11	LATCHED INDEX	LINDEX	An output that is INDEX delayed by one clock time.
12	WAIT	WAIT	This output goes true when controller is internally accessing data or has not accepted data from the host during a WRITE.
13	CARD SELECT ADDRESS	CSAC	An output that is the result of $\overline{\text{CS}}$ qualified with SACEN.
14	ADDRESS MARK DELAYED OUTPUT	AMOUT	This output is a delayed version of AMDET.
15	READ BYTE STROBE	RBS	This output strobes once for each byte of READ data. Initialized by AMDET.
16	READ CLOCK PULSE	RCP	This output is delayed from RCLK through propagation. Not normally used.
17	WAIT ENABLE	WAEN	An input that is used to enable the internal WAIT circuitry.
18	CARD SELECT	CS	An input from host that selects controller.
19	WRITE CLOCK	WCLK	This input is used to produce TIMCLK on low to high transitions.
20	+5VDC	VCC	+5V ± 10%

#### **DEVICE DESCRIPTION**

Upon power up or reset, WAIT, AMOUT, and RBS are reset and TIMCLK is set. This is the only interactive signal between the four sections of the chip. Each section will be described separately.

# **Control Logic**

This section provides WAIT (pin 12) and CSAC (pin 13). WAIT is set in its active low state when WAEN (pin 17) is active low by the falling edge of CS (pin 18). WAIT is reset by the falling edge of either WCL1 or WCL2 depending on whether in a read or write mode. CSAC (pin 13) is enabled by setting SACEN (pin 4) low after WAIT has been enabled. CSAC is reset by WCL1 or WCL2.

# **Timing Clock**

TIMCLK (pin 6) is a divided by sixteen version of WCLK (pin 19). It is used with SA1000 type drives.

#### **Index Pulse**

Lindex (pin 11) is a delayed version of INDEX (pin 8). It remains high until reset by LINR (pin 9).

#### Read Byte Sync

RBS (pin 15) will go true on the eighth negative going transition of RCLK (pin 7) after AMDET (pin 5) goes true. RBS will remain true for one clock cycle.

# **Read Clock Pulse**

RCP (pin 16) is a delayed version of RCLK and is normally left open by the user.

# **Address Mark Delayed Output**

AMOUT (pin 14) is the same as AMDET delayed by two clock times.

These circuits were developed to work with the other chips in the WD1100 series. They are used on the WD1001 the timing relationships must be observed.

# **SPECIFICATIONS**

# **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Voltage on any pin with		0°C to 50°C
		$\dots - 0.2V \text{ to } + 7.0V$
Power Dissipation		
Storage Temperature		
	Ceramic	-55°C to +150°C

#### NOTE:

Maximum ratings indicate operation when permanent device damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical Characteristics.


DC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
۷IL	Input Low Voltage	- 0.2		0.8	V	
VIH	Input High Voltage	2.0			V	
VOL	Output Low Voltage	İ		0.4	V	IOL = 3.2mA
Voн	Output High Voltage	2.4			V	$IOH = -200\mu A$
VCC	Supply Voltage	4.5	5.0	5.5	V	
Icc	Supply Current			100	mA	All outputs open

# AC Electrical Characteristics $T_A = 0$ °C to 50°C; $V_{CC} = +5V \pm 10\%$ ; $V_{SS} = 0V$

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
fwc	WCLK FREQUENCY			5.25	MHZ	
tcw	CS↓ to WAIT↓		50	160	nSec	l .
tws	WCL1↓ or WCL2↓ to WAIT↑		170	195	nSec	
tsu	WAEN Setup Time	50			nSec	
tsc	SACEN↓ to CSAC↑		5	70	nSec	WAIT TRUE
tcs	WCL1↓ or WCL2↓ to CSAC↓		45	155	nSec	WAIT TRUE
twr	WCLKt to TIMCLKt			250	nSec	
t <sub>LI</sub>	INDEX↓ to LINDEX↑		50	100	nSec	
tLW	LINR↓ to LINDEX↓		30	100	nSec	
tPC	RCLK↓ to RCP↓	İ	30	75	nSec	
<sup>t</sup> RA	AMDET Setup Time	30	50		nSec	
<sup>t</sup> AM	AMDET↓ to AMOUT↓	i i	2 CLOCK CYCLES	2 CLOCK CYCLES + 45	nSec	
tBS	RCLK∮ to RBS∮		8 CLOCK CYCLES	8 CLOCK CYCLES + 165	nSec .	
tRB	RBS Period		1 CLOCK CYCLE			

 $<sup>^{1}</sup>$  NOTE: Typical Values are for T<sub>A</sub> = 25  $^{\circ}$ C and V<sub>CC</sub> = +5V



See page 725 for ordering information.

# Western Digital WD1100-09 Data Separator Support Logic

#### **GENERAL DESCRIPTION**


The WD1100-09 Data Separator Support Logic, when used with the other chips in the WD1100 series, greatly reduces the external discrete logic required to design a Winchester hard disk data separator. The chip provides the pump signals to an external error amplifier, control signals to an internal bus and a special drive selection signal also to an internal bus.

The WD1100-09 is fabricated in NMOS silicon gate

technology and is available in a 20 pin plastic or ceramic package.

#### **FEATURES**

- SINGLE +5V SUPPLY
- DRUN GENERATION
- DATA SEPARATION CONTROL SIGNALS
- 20 PIN DIP PACKAGE



WD1100-09 Figure 1. PIN CONNECTIONS

WD1100-09 Figure 2. BLOCK DIAGRAM

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
1	READ DATA	DATA	Input that is used in DRUN generation.
2	REFERENCE	REF	An input that is 2 times the data rate that keeps the VCO on center frequency during non-read times.
3	DELAYED DATA IN	DIN	This input is a delayed version of DOUT. An external delay line is used. The signals are compared to provide pumps.
4	OSCILLATOR	OSC	An input from the external VCO that is used in pump development
5, 7, 15, 17	DRIVE SELECT 1- DRIVE SELECT 4	DRS1- DRS4	Input signals indicating which drive has been selected.
6	HIGH FREQUENCY	HIFRQ	Output to controller microprocessor that indicates 16 ones or zeros have been entered on the DATA line.
8	DATA RUNNING	DRUN .	Output that indicates to the controller microprocessor the completion of 16 ones or zeros on the data line. Used to switch from REF to DATA via firmware.
9	DATA OUT	DOUT	Output data line. Can be REF or DATA or WDATA depending on the condition of WRITE, DMR and RGATE.
10	GROUND	VSS	Ground
11	UP PUMP	ŪP	An output that indicates REF is leading DATA. Goes to error amp. Open collector.
12	DOWN PUMP	DOWN	An output that indicates DATA is leading REF. Goes to error amp. Open collector.
13	WRITE DATA	WDATA	MFM Write data input. Output appears at DOUT.
14	DRIVE SELECTED	DS	An output that indicates that one of four drives have been selected.
16	WRITE MODE	WRITE	This input is active during a write operation and enables WDAT.
18	DATA MASTER RESET	DMR	This input is used to provide time-out for DRUN and HIFRQ in the event that 16 ones or zeros are not present.
19	READ GATE	RGATE	This input, usually provided by the controller microprocessor, places chip in read mode.
20	+ 5VDC	VCC	+5VDC ± 10%

#### **DEVICE DESCRIPTION**

The WD1100-09 is divided into three sections. Each section will be described separately.

# **Drive Select Logic**

DS (pin 14) will go active high if any input DSR1 through DRS4 (pins 5, 7, 15, 17) are active low.

#### Pump Logic

Internal logic causes the  $\overline{UP}$  (pin 11) and the DOWN (pin 12) to be set, initially to their inactive states. DIN (pin 3) is the delayed data developed by passing DOUT through a delay line. OSC (pin 4) is the output of the data separator VCO. Whichever reaches the pump logic first will determine whether UP PUMP or DOWN PUMP is produced. These signals are then sent to an external error amplifier and used for VCO correction. During a write, the DIN must be locked to

a crystal oscillator clock and will hold the VCO on frequency.

# **Data Separator Control Logic**

# **Read Mode**


In order to prevent the external VCO from locking onto a harmonic of its operating frequency, REF (pin 2) is provided with a signal twice the data rate that is crystal controlled. With WRITE (pin 6) and RGATE (pin 19) inactive, this signal will appear at DOUT (pin 9). This signal is applied to the pump logic (see above).

The switching function is initiated immediately after RGATE goes true. DMR (pin 18) will be set active as a result of high frequency pulses applied to an external one shot whose pulse width is such that its output is a single stretched pulse. The high frequency pulses are applied to the DATA (pin 1) line and after 16 consecutive pulses, DRUN (pin 8) and HIFRQ (pin 6)

go true. At this point REF is switched out and the DATA stream is switched in and appears at DOUT. DRUN is reset when RGATE goes inactive and HIFRQ goes inactive when DMR goes inactive.

#### Write Mode

When WRITE (pin 16) goes active, REF is switched out and WDAT (pin 13) will appear at DOUT. Since WDAT is a crystal controlled signal (usually the MFM write data); the VCO is held locked and will not drift (see pump logic above).



AC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP¹	MAX	UNIT	CONDITION
tDD	DATA↓ to DRUN↓			170	nSec	
tDR	RGATE↓ to DRUN↑			90	nSec	
tHD	DMR↓ to HIFRQ↑			90	nSec	
fRE	REF frequency		2 TIMES DATA RATE	10	MHz	

# **SPECIFICATIONS**

# ABSOLUTE MAXIMUM RATINGS

Ambient Temperature (Voltage on any pin with		0°C to 50°C
respect to VSS Power Dissipation		
Storage Temperature	Plastic	

# NOTE:

Maximum ratings indicate operation when permanent device damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical Characteristics.

DC Electrical Characteristics  $T_A = 0$ °C to 50°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
VIL	Input Low Voltage	- 0.2		0.8	V	
VIH	Input High Voltage	2.0			V	
VOL	Output Low Voltage	ļ	}	0.4	V	IOL = 3.2mA
۷он	Output High Voltage	2.4			V	$IOH = -200\mu A$
VCC	Supply Voltage	4.5	5.0	5.5	V	
ICC	Supply Current			100	mA	All outputs open

NOTE: UP and DOWN are open collector outputs and provide 12mA IOL @ .5V.


See page 725 for ordering information.

# WESTERN DIGITAL

# WD1010 Winchester Disk Controller

#### **FEATURES**

- Compatible with most 8- and 16-bit processors
- Data rate up to 5 Mbits per second
- Multiple sector read/write commands
- Unlimited interleave capability
- Automatic formatting
- Software selectable sector size (128, 256, 512, or 1024 bytes per sector)
- CRC generation/verification
- Automatic retries on all errors
- · Automatic restore on seek errors
- Single +5V supply
- Provision for external ECC capability



#### **APPLICATIONS**

- Seagate ST506, ST512
- Shugart SA1000, SA1100, SA600
- Tandon 600 Series
- Texas Instruments 506
- RMS 500 Series
- Quantum Q2000 Series
- Miniscribe
  - ... and others

#### **DESCRIPTION**

The WD1010 is a MOS/LSI device designed for use with the drives listed above as well as other drives compatible with the SA1000 or ST506 interface. The controller requires only a single +5 volts supply. It is designed to operate with an external sector buffer memory and to interface directly with TTL logic.

The WD1010 is fabricated in NMOS silicon-gate technology and is available in a 40-pin, Dual-in-line ceramic or plastic package.

### **FUNCTIONAL DESCRIPTION**

The WD1010 is software compatible with the WD1000 controller board. Programming is very similar to that of the Western Digital FD179X floppy disk controller.

Data bytes are transferred to or from the buffer every 1.6µsec., with a 5Mbit/sec drive. The buffer may be either the Western Digital WD1510 128x9 FIFO memory (Fig. 1) or a combination of a 256x8 static RAM and a 9 bit resettable counter (Fig. 2). The WD1010 generates control signals to minimize external gating. Buffer to processor transfers are made via programmed I/O or DMA. The controller also generates handshake signals to control DMA operations for multiple sector transfers. The WD1010 interfaces to the Western Digital DM1883 and other DMA controllers.

**TABLE 1. INTERFACE SIGNALS** 

IABLE 1. INTERFACE SIGNALS						
PIN NUMBER	SYMBOL	PIN NAME	FUNCTION			
12-19	D7-D0	Data 7 - Data 0	Eight bit bidirectional bus used for transfer of commands, status, and data.			
6	RE	READ ENABLE	Tristate bidirectional line, used as an input for reading the task register and an output when WD1010 is reading the buffer.			
7	WE	WRITE ENABLE	Tristate bidirectional line used as an input for writing into the task register and as an output when the WD1010 is writing to the buffer.			
9-11	A0-A2	ADDRESS 0 - ADDRESS 2	These three inputs select the register to receive/transmit data on D0-D7.			
8	CS	CHIP SELECT	A logic low on this input enables both WE and RE signals.			
3	INTRQ	INTERRUPT REQUEST	Active high output which is set to a logic high in the completion of any command.			
5	MR	MASTER RESET	A logic low in this input will initialize all internal logic.			
1	BCS	BUFFER CHIP SELECT	Active low output used to enable reading or writing of the external sector buffer.			
35	BRDY	BUFFER READY	This input is used to inform the controller that the sector buffer is full or empty.			
2	BCR	BUFFER COUNTER RESET	Active low output that is strobed by the WD1010 prior to read/write operations.			
36	BDRQ	BUFFER DATA REQUEST	This output is set to initiate data transfers to/from the sector buffer.			
40	VCC	+ 5 volt	+5V ±5% Power supply input.			
20	VSS	GROUND	Ground.			
4	NC	NO CONNECTION	This pin must be left open by the user.			
21	WD	WRITE DATA	This output contains the MFM clock and data pulses to be written on the disk.			
25	WC	WRITE CLOCK	4.34 or 5.0 MHz clock input used to derive all internal write timing.			
24	WG	WRITE GATE	This output is set to a logic high before writing is to be performed on the disk.			
23, 22	EARLY, LATE	EARLY, LATE	Precompensation outputs used to delay the WD pulses externally.			
37	RD	READ DATA	Data input from the Drive. Both MFM clocks and data pulses are entered on this pin.			
39	RC	READ CLOCK	A normal square wave clock input derived from the external data recovery circuits.			
38	RG	READ GATE	This output is set to a logic high when data is being inspected from the disk.			
39	DRUN	DATA RUN	This input informs the WD1010 when a field of one's or zeroes have been detected.			
27	STEP	STEP PULSE	This output generates a pulse for the stepping motor.			
26	DIR	DIRECTION	This output determines the direction of the stepping motor.			
28	DRDY	DRIVE READY	This input must be at a logic high in order for commands to execute.			
30	WF	WRITE FAULT	An error input to the WD1010 which indicates a fault condition at the drive.			
31	TK000	TRACK 000	An input to the WD1010 which indicates that the R/W heads are positioned over the outermost cylinder.			

**TABLE 1. INTERFACE SIGNALS** 

PIN NUMBER	SYMBOL	PIN NAME	FUNCTION
29	INDEX	INDEX PULSE	A logic high on this input informs the WD1010 when the index hole has been encountered.
33	RWC	REDUCED WRITE CURRENT	This output can be programmed to reduce write current on a selected starting cylinder.
32	SC	SEEK COMPLETE	This input informs the WD1010 when head settling time has expired.

#### PROCESSOR INTERFACE DESCRIPTION

The WD1010 controller interfaces to a host or I/O processor via an 8 bit bidirectional data bus. The buffer memory is also connected to the data bus. The WD1010 is designed for use with buffer memory and external bus transceivers. One anticipated system configuration is shown in Figure 1. In this system, the processor starts a disk operation by writing task information into the register file in the controller. The task information includes the disk cylinder, head, sector numbers, drive number, track number for start of write precompensation, sector size, and number of sectors to be transferred. After the task information has been written, the processor writes the command into the command register. In the case of a write sector command, the processor can then read the controller status register to inspect the buffer data request flag, and write data into the buffer memory. When the buffer becomes full, it activates the BRDY input of the controller. The controller then deactivates the buffer data request (BDRQ) line and activates the BCS line. The buffer chip select (BCS) line is used both for buffer memory control and for disabling the data bus, RE and WE buffers. The controller thus has a direct bus to the buffer memory which is isolated from the processor data bus. When the buffered data is transferred to disk and the buffer memory is empty, the controller enables the tristate buffers, thus reconnecting the two busses. The processor can then write more data into the buffer memory.

The WD1010 disk controller generates control signals for RAM-counter control, data bus control, ECC processor and DMA control.

TABLE 2. TASK REGISTER FILE

A2	A1	A0	READ	WRITE
0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1	Data Error Flags Sector Count Sector Number Cylinder No. Low Cylinder No. High SDH Status	Data Write Precomp Cyl. Sector Count Sector Number Cylinder No. Low Cylinder No. High SDH Command

**TABLE 3. SDH REGISTER** 

SECTOR EXTENSION	SECTOR SIZE		DRIVE* NUMBER		HEA			
BIT 7	6 5		4	3	2	1	0	
1 = ECC 0 = CRC	1 0 0 1	1 0 1 0	128 byte data field 256 byte data field 512 byte data field 1024 byte data field					

<sup>\*</sup>Drive Number and Head Number must be externally decoded and latched.

#### DRIVE INTERFACE DESCRIPTION

The WD1010 disk controller is designed to interface to SA1000 Winchester disk drives. Winchester drives with similar interfaces, such as the Seagate Technology ST506, can also be controlled.

The WD1010 contains MFM encoder/decoder, address mark detector, and high speed shift register circuitry. Signals are provided to control write precompensation and write splice avoidance. External circuitry must provide a phase locked MFM read clock and high frequency detection. Figure 1 shows a typical controller-drive interface for a system with two Winchester disk drives.

WD1010 inputs are TTL compatible unless otherwise noted. WD1010 outputs will drive one TTL unit load.

#### STATUS BIT DESCRIPTION

**Busy** — Active when controller is accessing the disk. Activated by start of command (writing into command register). Deactivated at end of all except read sector. For read sector, Busy is deactivated when a sector of data has been transferred to buffer.

**Drive Ready** — Normally reflects the state of DRDY pin. After an error interrupt, the state of DRDY is frozen until the status register is read. The DRDY bit then reflects the state of the DRDY pin. An interrupt is generated when reset.

**Write Fault** — Reflects the state of the WF pin. An interrupt is generated when set.

Seek Complete — Reflects the state of the SC pin.

**Data Request** — Reflects the state of the BDRQ pin. When active, indicates that a buffer data transfer is desired. The data request flag is used for programmed I/O while the BDRQ pin is used for DMA controlled I/O.

**Command in Progress** — Indicates that a command is in progress.

**Error** — Indicates that a bit in the error register has been set.

#### **ERROR BIT DESCRIPTION**

**Bad Block** — A bad block address mark has been detected when trying to read or write that sector.

**Data Field CRC Error** — An error in the data field has been detected. The sector can be re-read to attempt recovery from a soft error. The data contained in the buffer can be read but contains errors.


**ID Not Found** — Occurs when cylinder, head, sector, or size parameters cannot be found after 16 index pulses have been encountered.

**TK000 Error** — Occurs when track 0 not found in a Restore command after 1024 stepping pulses.

**Aborted Command** — Set if command was started and one of the following conditions occurred:

- 1. Drive not ready
- 2. Write fault
- 3. Seek complete not active within 16 index pulses
- 4. Illegal command code

Data AM Not Found — During a read command, the ID field for the desired sector has been found, but the data field address mark was not found. The data AM should be found within 15 bytes after the ID field. Refer to Figure 3 for track format.



# NOTE:

- When MSB of head byte = 1, bad block is detected.
- 2) Write Gate turn-on is 3 bytes after the ID field's CRC bytes.
- 3) Write Gate turn-off is 3 bytes after the Data Field's CRC bytes.
- 4) 12 bytes of zeroes are re-written on a Data Field update.
- 5) The 2 LSB's of the IDENT byte are used for Cylinder high. These values are:

FF = 0 to 255 cylinders

FF = 256 to 511 cylinders

FC = 512 to 767 cylinders

FD 768 to 1023 cylinders

6) GAP 3 length is programmable and may range from 3 bytes to 255 bytes.

# FIGURE 3 TRACK FORMAT

TABLE 4. STATUS/ERROR REGISTERS

віт	STATUS REGISTER	ERROR REGISTER
MSB 7	BUSY	Bad Block
6	DRIVE READY	Data Field CRC
5	WRITE FAULT	Reserved $(=0)$
4	SEEK COMPLETE	ID Not Found
3	DATA REQUEST	Reserved ( = 0)
2	RESERVED (=0)	Aborted Command
1	COMMAND IN	TK000 Error
	PROGRESS	
LSB 0	ERROR	Data AM Not Found

**TABLE 5. COMMAND REGISTER** 

COMMAND	M8 7	SB 6	5	4	3	2	1	0
RESTORE SEEK READ SECTOR WRITE SECTOR SCAN ID WRITE FORMAT	0 0 0 0 0	0 1 0 0 1	0 1 1 1 0 0	1 1 0 1 0	R3 R3 D 0 0	R2 R2 M M 0	R1 R1 0 0 0	R0 R0 0 0 0

D = 1 for DMA; 0 for Programmed I/O M = 1 for multiple sector read or write

R3 R2 R1 R0 = 0000 : Step time = 20 us 0001 : Step time = .5 ms

0010 : Step time = 1.0 ms 0011 : Step time = 1.5 ms 1111 : Step time = 7.5 ms

for 5 MHz write clock




FIGURE 1.




FIGURE 2.

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

# WESTERN DIGITAL

# **WD1011 Winchester Data Separator Device**


#### **FEATURES**

- 4.34 OR 5.0 MBIT/SEC DATA RATE
- INTERNAL CRYSTAL OSCILLATOR
- SINGLE +5V SUPPLY
- FM OR MFM OPERATION
- COMPATIBLE WITH THE WD1010
- WRITE CLOCK GENERATOR
- HIGH FREQUENCY DETECTION

#### **GENERAL DESCRIPTION**

The WD1011 Winchester Data Separator has been designed to replace the complex analog/digital circuitry required for data recovery by Winchester disk drives. Directly interfacing to the WD1010 Winchester Controller device, an on-chip crystal oscillator allows operation of 4.34 Mbit/sec or 5.0 Mbit/sec transfer rates. In addition to data recovery, the device provides Write Clock signals for the WD1010 as well as high frequency detection for pre-amble search. Output levels on data pins swing close to the supply rails for increased noise immunity and to minimize layout restrictions.

The WD1011 operates from a single 5 volt supply and is available in a 16 pin plastic or ceramic Dual-in-Line package.



See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.



### **WD1012 Write Precompensation Device**


#### **FEATURES**

- DIRECT INTERFACE TO THE WD1010
- 12 NS. TYP. DELAY FROM EARLY
- PROVIDES TIMCLK FOR SA1000 TYPE DRIVES
- SINGLE +5V SUPPLY
- TTL COMPATIBLE INPUT/OUTPUTS
- COMPANION CHIP TO THE WD1011 DATA SEPARATOR

#### **GENERAL DESCRIPTION**

The WD1012 Write Precompensation device provides delayed data necessary for inner cylinder recording on Winchester disk drives. It is a companion chip to the Western Digital WD1010, utilizing signals from both the WD1010 and WD1011 data separator device. The WRITE DATA output, as well as EARLY, LATE, and RWC are applied to produce a pre-determined bit shift. Assertion of EARLY or LATE will cause a 12 ns. typ. shift of data based upon the precompensation algorithm internal to the WD1010. In addition, a divide-by-sixteen timing clock output is available for use by the SA1000 and other drives requiring a TIMCLK input.

The WD1012 operates from a single 5 volt supply and is available in a 14 pin plastic or ceramic package.



See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

86

Printed in U.S.A.

# WESTERN DIGITAL

## WD1014 Buffer Manager/Error Correction Device


#### **FEATURES**

- DIRECT INTERFACE TO THE WD1010
- 32 AND 56 BIT ECC POLYNOMIALS
- 128, 256, 512, OR 1024 BYTE SECTORS
- BUFFER SIZE UP TO 32K BYTES
- CONTROL FOR 4 DRIVES/8 HEADS EACH
- AUTOMATIC RETRY ON ECC ERRORS
- TRANSPARENT ECC CORRECTION
- MULTI-SECTOR READ/WRITE CAPABILITY
- DMA OR PROGRAMMED I/O OPERATION
- 8-BIT TRI-STATE DATA BUS
- EXECUTES 11 MACRO-COMMANDS
- SINGLE +5V SUPPLY

#### **GENERAL DESCRIPTION**

The WD1014 is a single chip Buffer Manager/ECC device designed for use with the Western Digital Corp. WD1010 Hard Disk Controller. The device implements all of the logic required for a variable length sector buffer, ECC correction and Host interface circuitry. Use of the BMEC greatly reduces the complexity of the interface design, device count, board size requirements and increases system reliability.

The WD1014 operates from a single +5V supply and is available in a 40 pin plastic or ceramic Dual-in-Line package.



**PIN DESIGNATIONS** 

PIN NUMBER	SYMBOL	DESCRIPTION
1-8	DAL7-0	Data Access Lines. Commands, status, and data to and from buffer are transferred over this tristate bidirectional data bus controlled by the host. DAL7 is MSB.
9	CS	Chip Select must be active for all communications with the BMEC.
10	RE	Read Enable. For reading data and status information from the BMEC.
11	WE	Write Enable. For writing commands and data to the BMEC.
12	MR	Master Reset. Initializes the BMEC and clears the status flags when activated.
13-15	A0-2	Address inputs. Used to select task file registers and data buffer. A2, A1, A0 = 000 selects buffer. A2 is MSB.
16	INTRQ	INTerrupt ReQuest. Activated whenever a command has been completed. It is reset when the status register is read, or when a new command is loaded via DAL7-0.
17	DRQ	Data ReQuest. Set whenever the buffer contains data to be read by the host or is awaiting data to be written by the host.
18	CLK	Clock signal input used for all internal timing.
19	HDS	Head & Drive Select for setting HS0-3 and DS1-4.
20	VSS	GROUND
21-23	XA2-0	These address lines are used to address the disk controller when $\overline{XCS} = 0$ .
24	BCINC	Buffer Counter INCrement. Increments the external buffer counter. Each negative transition is a one byte count.
25	BBSY	Buffer BuSY. Signals the BMEC that the buffer is being accessed by the disk controller. It is also used to control AD0-7 bus switching and tristate XWE, and XRE when it is active.
26	BRDY	Buffer ReaDY output. Signals the disk controller when the buffer memory is ready for controller data transfers. It is active when the buffer memory is full or empty.
27	ALE	Address Latch Enable. Used to set the external buffer address whenever the buffer is not being accessed by the WD1010 processor.
28	RCS	Ram Chip Select. Asserted when the BMEC or host accesses the external buffer.
29	XRE	Tristate line activated only when BBSY = high. When XCS is low, information is read from the selected WD1010 task files registers.  When RCS is low, data is read from the buffer.
30	XWE	Tristate line activated only when BBSY = high. When XCS is low, command or task file information is written into the disk controller.
		When RCS is low data is written into the buffer.
31	XCS	This Chip Select is used to access the disk controller.
32-39	AD7-0	Address or Data bus shared by the buffer, BMEC and the WD1010. While ALE is active a new buffer address is latched in an external counter, where AD7 = A14 and AD0 = A7. This allows buffer sizes from 128 bytes to 32K bytes.
40	VCC	+5 ± 5% volt power supply.

#### **FUNCTIONAL DESCRIPTION**

The BMEC is designed to interface directly with industry standard static RAM chips and common TTL/LS latches and counters. The sector buffer, an integral part of the WD1010 system architecture, is addressed by a multiplexed data/address bus (AD0-7),

which is also shared by the WD1010 and drive/head control latches. The WD1014 manages the external sector buffer so that it can support all WD1010 sector sizes in single and multiple sector operations. All buffer control signals required by the WD1010 are produced by the BMEC so that no external logic is required to interface the WD1010 to the BMEC.

During sector reads and writes, the BMEC produces an Error Correction Code (ECC) as data is transferred to and from the buffer. The user may select either a 32 or 56 bit polynomial depending upon his needs. Errors are detected and corrected without intervention by the host. The BMEC controls all retries on data ECC errors for the host as well. Corrected errors are reported as a status to the host. Uncorrectable errors are reported by setting the error bit in the status register with the appropriate descriptor bit set in the error register.

#### **TASK FILE**

The task file is a set of registers which contain commands, status, track, sector and other task information. Nine registers are accessed via A2 to A0 during read and write modes. Depending on the command from the host and the status of the system, the proper information is stored to or read from the task file.

A2	<b>A</b> 1	A0	READ	WRITE
1	1		Status	Command
0	0	1	Error flags	Write Precomp
			_	Cylinder
0	1	0	Sector Count	Sector Count
0	1		Sector Number	Sector Number
1	0	0	Cylinder Number	Cylinder Number
			(low)	(low)
1	0	1	Cylinder Number	Cylinder Number
			(high)	(high)
1	1	0	SDH*	SDH*

\*S D H bytes specifies sector size, drive number and head number.

The SDH register is coded as follows:

Bit 7 (MSB) is set for a 7 byte sector extension (used for ECC bytes).

Bits 6 and 5 contain the sector size.

The possible sector sizes and their selection codes are:

BIT 6	BIT 5	SECTOR SIZE
1	1	128 byte data field
0	0	256 byte data field
0	1	512 byte data field
1	0	1024 byte data field

Bits 4 and 3 specify Drive Number. These bits are decoded internally and latched externally to perform the select function.

Bits 2, 1 and 0 specify Head Number.

#### **COMMAND REGISTER**

The command register is accessed by writing into register 7. All other task information should be loaded into the task file before loading the command

register. Command execution starts immediately after the command register is loaded and subsequent register loads are ignored until the command is done. The commands are as follows:

				В	IT (		E		
COMMAND	MSB	7	6	5	4	3	2	1	0
Restore		0	0	0	1	R3	R2	R1	R <sub>0</sub>
Seek		0	1	1	1	R3	R2	R1	Ro
Read Sector		0	0	1	0	D	М	0	Ě
Write Sector		0	0	1	1	0	M	0	Ε
Scan ID		0	1	0	0	0	0	0	0
Write Format		0	1	0	1	0	0	0	0
Read Copy		1	0	1	0	0	М	0	Ε
Write Copy		1	0	1	1	0	Μ	0	Ε
Read Long		0	1	1	0	D	0	1	Ε
Write Long		0	1	1	1	D	0	1	Ε
Set Parameters		1	1	0	1	0	0	0	0

D = 1: Interrupt for DMA mode

D = 0: Interrupt for programmed I/O mode

M = 1: Multiple Sector Read or Write
 E = 1: Select 56 bit ECC polynomial
 E = 0: Select 32 bit ECC polynomial

R3 R2 R1 R0 = 0000 : Step time =  $20\mu s$ 0001 : Step time = .5ms 0010 : Step time = 1.0ms 0011 : Step time = 1.5ms

:

1111 : Step time = 7.5ms for 5 MHz write clock

#### THE STATUS AND ERROR REGISTERS

The Status Register indicates to the host the status of the system. If the Error bit in the Status Register is set, one or more bits in the Error Register will be set. The meaning of the these bits is shown below:


BIT	STATUS REGISTER	ERROR REGISTER
MSB 7	Busy	Bad Block Detect
6	Drive ready	Uncorrectable
5	Write fault	CRC Error — ID Field
4	Seek complete	ID Not Found
3	Data request	
2	Data Error	
	Corrected	Aborted Command
1	Command in	
	progress	TR000 Error
LSB 0	Error	DAM Not Found

#### **COMMAND DESCRIPTIONS**

The BMEC passes on all information between the host and the WD1010. Some commands are modified by the BMEC and some are simply echoed. The following is a list of the commands and their formats and descriptions.

COMMAND	FORMAT	DESCRIPTION
RESTORE	0 0 0 0 R3 R2 R1 R0	Pass on task information and command and initiates a read status after the command is completed. The command is echoed. Stepping rate (R0-R3) is set.
SEEK	0 1 1 0 R3 R2 R1 R0	Pass on task information and command and initiates a read status after the command is completed. The command is echoed. Stepping rate (R0-R3) is set.
SCAN ID	0100000	Passes command to WD1010 which scans ID headers on current track. Updates cylinder number in task file and command and initiates a read status after the command is completed. The command is echoed.
READ SECTOR	0 0 1 0 D M 0 E	Write the buffer with data from WD1010. If ECC is enabled, ECC bytes are recomputed by the BMEC. After the buffer is full, the recorded ECC bytes are compared to the generated bytes to generate the syndrome bytes. If the syndrome is non-zero, errors have occurred and error correction is invoked by the BMEC. If the error is not correctable the BMEC retries the sector read. If the data is correctable the BMEC corrects the data and passes the data in the buffer to the host. Read status is requested by the BMEC and is sent from the WD1010 to the host. If, after a specified number of retries, the error is still uncorrectable, the BMEC sends an error status to the host along with the status from the WD1010.
WRITE SECTOR	0 0 1 1 0 M 0 E	Write the buffer with data bytes from the host. Pass the task information and command to the WD1010. The WD1010 seeks track if necessary, then writes the sector from the buffer to disk. Generate the ECC polynomial, selected by E, as the buffer is written to disc. Write the total number of sectors specified by the sector count if M=1 in format. If M=0 then the sector count is ignored and only one sector is written. After the sector data is written to the disc, the BMEC sends the WD1010 the ECC bytes. The BMEC requests status from the WD1010 and passes on this information to the host at the host's request.
READ LONG	0110D01E	Similar to Read Sector except the ECC operation producing a syndrome is inhibited in the BMEC. Instead, the BMEC copies the recorded ECC bytes from disc and passes them unaltered to the host.
WRITE LONG	0111D01E	The Write Long command functions similarly to the Write Sector command except the ECC operation of computing the ECC word is inhibited in the BMEC. Instead, the BMEC accepts a 32, or 56 bit appendage from the host and passes it unaltered to the WD1010 to be written on the disc after the data.
WRITE COPY	10110M0E	The Write Copy command is similar to the Write Sector command, except the BMEC does not send a data request (DRQ) to the host at the beginning of the command. The BMEC assumes it has a full buffer to write to the disc. The buffer could have been filled by another device other than the host, such as a back-up tape or data from another disc. This commands allows the copying of data from one disc to another with minimal host intervention.

COMMAND	FORMAT	DESCRIPTION
READ COPY	10100M0E	The Read Copy command is similar to the Read Sector command, except the BMEC does not send a data request (DRQ) to the host at the end of the command. This command, when used with the Write Copy command, allows the copying of data from one disk to another with minimal host intervention.
SET PARAMETERS	11010000	The buffer size parameter is specified by the value held in the sector size task register. The buffer size corresponds to the sector size task register value multiplied by 128. (E.G. if the sector size task register value = 1, then it specifies a buffer size of 128 bytes. A 32768 (32K) byte length buffer is specified by a sector size register value = 0.)



See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

# WESTERN DIGITAL

# WD1050 SMD Controller/Formatter

#### **FEATURES**

- 16 BIT HOST INTERFACE
- 9.677 MBITS/SEC DATA RATE
- SINGLE/MULTIPLE SECTOR TRANSFERS
- HARD SECTOR FORMAT
- TTL COMPATIBLE INPUT/OUTPUTS
- SINGLE 5V SUPPLY
- 64 PIN JEDEC CHIP CARRIER PACKAGE
- COMPATIBLE WITH SMD, MMD, FHT, LMD, AND CMD FAMILIES

#### **DESCRIPTION**

The WD1050 SMD controller/formatter is a MOS/LSI device designed to interface an SMD compatible rigid disk drive to a host processor. The device is compatible with all rigid disk drives adhering to Control Data Corporation's flat cable interface for SMD, MMD, FHT, FMD, LMD and CMD families (CDC specification 64712400 Rev H). It is TTL compatible on all inputs and outputs, with interface capability for 8 or 16 bit data busses.

The WD1050 contains a powerful set of macrocommands for read/write and control functions. An internal 16 bit task file is used to process a selected command based upon parameter information in the file.

The WD1050 operates from a single +5V supply and is available in a 64 pin JEDEC chip-carrier package.




Figure 1 BLOCK DIAGRAM

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
1	VCC	Vcc	+5V ± 5% power supply input
2	READ ENABLE	RE	Tri-state bidirectional line, used as an input when reading the task file and an output when the WD1050 is reading from the buffer.
3	WRITE ENABLE	WE	Tri-state bidirectional line used as an input when writing to the task file and an output when the WD1050 is writing to the buffer.
4	CHIPSELECT	CS	A logic low on this input enables both WE and RE signals.
5-7	ADDRESS 0→2	A0→A2	These three inputs select a task file register to receive/transmit data.
8-23	DATA BUS 0-15	D0-D15	Sixteen bit bidirectional bus used for transfer of commands, status, and data.
24	WRITE DATA	WD	Open Drain, NRZ data output which is synchronized to the Servo Clock input.
25	READ CLOCK	RC	Input clock from the drive which is synchronized with the Read Data Input.
26	SERVO CLOCK	SC	A nominal 9.677 MHz clock input from the drive. This clock must be valid when Unit Ready (Pin 31) is active and Fault (Pin 34) is inactive.
27	READ DATA	RD	NRZ data input from the drive which must be synchronized to the Read Clock (Pin 25) input.
28	INDEX PULSE	IP	Active high input used to monitor the Index signal from the drive.
29	SECTOR	SEC	Active high input used to monitor sector pulses from the drive.
30	UNIT SELECT	USEL	Active high output pulse used to strobe US0-US2 lines.
31	UNIT READY	URDY	Active high input used to inform the WD1050 of a READY condition on a selected drive. If this line is made inactive during any command (except RTZ or FAULT CLEAR), current command execution is terminated.
32	UNIT BUSY	UBSY	Active high input used to monitor drive status during a unit selection. If the unit had previously been selected and/or reserved prior to issuing a USTAG, the UBSY must be made active within one microsecond of the USTAG selection. This signal is used for dual-channel access applications and should be tied to ground when not used.
33	GROUND	VSS	Ground.
34	FAULT	FAULT	Active high input used to detect a fault condition at the drive. Command execution is terminated if fault is made active during any command. Only the FAULT CLEAR command may be issued while this line is ascerted.
35	SEEK ERROR	SKERR	Active high input used to detect a seek error at the drive.
36	ON CYLINDER	ONCYL	Active high input used to inform the WD1050 when the heads are settled and positioned over the desired cylinder.
37	WRITE PROTECT	WPROT	Active high input used to monitor the Write Protect signal from the drive.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
38	ERROR CORRECTION	ECC	Active high output used to synchronize external ECC logic to the Data Field.
39	UNIT SELECT TAG	USTAG	Active high output used for selection of a unit on US0-US3 lines.
40-42	TAG1-TAG3	TAG1-TAG3	Active high outputs used to strobe specific data out on the Control Port Lines. Tag definitions are:  TAG1 — Cylinder address TAG2 — Head/Volume select TAG3 — Control Tag
43-46	UNIT SELECT 0-3	US0-US3	These four outputs reflect the contents of the unit address field of the task file, and are used to select one of four drives.
47-56	CONTROL PORT BITS 9-0	CP9-CP0	Ten bit output bus used to issue tag parameters to the selected drive.
57	BACK-BIAS	V <sub>BB</sub>	Substrate generator. Must be left open by the user.
58	BUFFER CHIP SELECT	BCS	Active low output used to enable reading or writing to the external buffer.
59	BUFFER COUNTER RESET	BCR	Active low output that is strobed prior to read/write commands. Used to clear an external buffer counter.
60	BUFFER DATA REQUEST	BDRQ	This output is set to initiate data transfers to/from the external buffer.
61	BUFFER READY	BRDY	This input informs the WD1050 that the buffer is full or empty.
62	INTERRUPT REQUEST	INTRQ	Active high output which is set at the completion of any command, providing the 'l' bit is also set in the command word.
63	MASTER RESET	MR	Active low input used to initialize the WD1050, usually after a power-up condition.
64	CLOCK	CLK	2 MHz Master Clock from which all timing is derived.

#### **ORGANIZATION**

The Block Diagram of the WD1050 is shown in Figure 1. Data transfers to and from the host, as well as the sector buffer, are transferred via the D0-D15 lines. An internal control unit is used to process all commands and generate drive control signals in the SMD protocol. With the use of an external sector buffer, the WD1050 directly transfers data from the buffer to the read/write lines by the host/buffer control logic. Four buffer control signals are used to manipulate the data off-line from the host processor.

#### TASK FILE

Inidividual registers within the task file are accessed via the A2-A0 lines in conjunction with either Read Enable (RE) or Write Enable (WE) signals. Chip Select (CS) must also be made active during an RE or WE sequence.

The MSB of the address lines (A2) can be used for 8-bit operations when interfacing to 8-bit microprocessors. When  $A_2 = 0$ , 16 bit programming is in effect as shown in Figure 1. When  $A_2$  is toggled, 8-bit selection is enabled, with data entered on D8-D15 illustrated in Table 2.

TABLE 1 TASK FILE (16 BIT PROGRAMMING)

R/	w	<b>A</b>	DDRES	S	TASK FILE REGISTER						
WE.	RE	A2	A1	A0	D <sub>15</sub> D <sub>8</sub>	D <sub>7</sub> D <sub>0</sub>					
~	~	0	0	0	Head Number	Sector Address					
~	~	0	0	1	Upper Cylinder	Lower Cylinder					
~	<u> </u>	0	1	0	Sector Count	Section Length/Unit Address					
~		0	1	1	Upper Command	Lower Command					
	~	0	1	1	Upper Status	Lower Status					

TABLE 2 TASK FILE (8 BIT PROGRAMMING)

R/	W	<i>A</i>	DDRES	S	TASK REGISTER	
WE.	RE	A2	A1	A0	D <sub>7</sub>	D <sub>0</sub>
~	~	1	0	0	Head Number	
~	~	0	0	0	Sector Address	
<i>w</i>	~	1	0	1	Upper Cylinder	
~	~	0	0	1	Lower Cylinder	
~	~	1	1	0	Sector Count	
<i>M</i>	~	0	1	0	Sector Length/Unit Address	
~		1	1	1	Upper Command	
in .		0	1	1	Lower Command	
	<i>1</i> 0	1	1	1	Upper Status	
	~	0	1	1	Lower Status	

#### **COMMAND SET**

The WD1050 can execute eight macro-commands. The appropriate task registers are first loaded with parameter information, then the macro-command is written into the command register. Table 3 shows the eight commands, plus a summary of the various flags used to modify the execution of each command. The STATUS Register, illustrated in Table 4 allows the host to monitor key signals and command progress. Note that the status register is a "Read-Only"

register, while the command register is a "Write Only" register. Both these registers share the same address, and are differentiated by the ascertion of either  $\overline{\text{RE}}$  or  $\overline{\text{WE}}$ .

When programmed for the 8-bit mode, two consecutive reads must be accomplished to fetch the entire status word from the task file. When  $A_2=1$ , status bits D8-D15 are read; when  $A_2=0$ , status bits D0-D7 are read.

COMMAND	LS	В	COMMAND REGISTER BITS									M	MSB			
COMMAND	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Fault Clear	0	0	0	0	0	0	0		0	0	0	0	U	S	Ε	L
Return to Zero	0	0	0	1	٧	L	0	ı	0	0	0	М	U	S	Ε	L
Seek Cylinder	0	0	1	0	٧	L	0	ı	Z	С	Н	М	U	S	Ε	L
Read ID Field	0	0	1	1	0	L	0	1	Z	С	Н	М	U	S	E	L
Read Sector	0	1	0	0	R	L	0		Z	С	Н	М	U	S	Ε	L
Write Sector	0	1	0	1	0	L	0	1	Z	С	Н	М	U	S	Ε	L
Format	0	1	1	0	0	Р	0	ı	Z	С	Н	М	U	S	Έ	L
Verify	0	1	1	1	0	Р	0	1	Z	С	Н	М	U	S	Ε	L


#### TABLE 3 COMMAND AND FLAG SUMMARY

FLAG SUMMARY	
V = Verify R = CRC Enable L = Logical Sectoring P = Programmable Sectors O = On Cylinder E = Priority Release/Early	I = Interrupt Enable Z = Volume/Head change C = Cylinder Addr H = Head selection M = Marginal data recovery U = Unit Sel/Servo Minus
L = Unit Deselect/Late	S = Priority Sel/Servo Plus

TABLE 4 STATUS WORD SUMMARY

	BIT	STATUS DESCRIPTION
	15	BUFFER CHIP SELECT STATUS
u	14	COMMAND IN PROGRESS
P	13	UNIT BUSY
P	12	UNIT SELECTED
E	11	WRITE PROTECT
R	10	UNIT READY
n	9	ON CYLINDER
	8	SEEK ERROR
	7	BUFFER CHIP SELECT STATUS
	6	FAULT CONDITION
Ö	5	BUFFER DATA REQUEST STATUS
W	4	NOT USED
E	3	DATA FIELD CRC ERROR
R	2	DATA SYNCH MARK NOT FOUND
'`	1	ID CRC ERROR
	0	ID NOT FOUND

#### **FIXED SECTOR FORMAT**



See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

98 Printed in U.S.A.

## WESTERN DIGITAL

CORPORATION

# FD176X-02

### Floppy Disk Formatter/Controller Family

#### **FEATURES**

- 1 MHZ VERSION OF FD179X
- TWO VFO CONTROL SIGNALS RG & VFOE
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY
- READ MODE
  - Single/Multiple Sector Read with Automatic Search or Entire Track Read
  - Selectable 128, 256, 512 or 1024 Byte Sector Lengths
- WRITE MODE
  - Single/Multiple Sector Write with Automatic Sector Search
  - Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY
  - Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status
  - **DMA or Programmed Data Transfers**
  - All Inputs and Outputs are TTL Compatible
  - On-Chip Track and Sector Registers/Comprehensive Status Information
- PROGRAMMABLE CONTROLS Selectable Track to Track Stepping Time Side Select Compare


- WRITE PRECOMPENSATION
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- INTERFACES TO WD1691 DATA SEPARATOR

#### 176X-02 FAMILY CHARACTERISTICS

FEATURES	1761	1763	1765	1767
Single Density (FM)	•	•	•	•
Double Density (MFM)	•	•	•	•
True Data Bus		•		•
Inverted Data Bus	•		•	
Write Precomp	•	•	•	•
Side Selection Output			•	•

#### **APPLICATIONS**

51/4" MINI FLOPPY CONTROLLER SINGLE OR DOUBLE DENSITY CONTROLLER/FORMATTER



FD176X SYSTEM BLOCK DIAGRAM

### PIN OUTS

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.
19	MASTER RESET	MR	A logic low (50 microseconds min.) on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during MR ACTIVE. When MR is brought to a logic high a RESTORE Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into sector register.
20	POWER SUPPLIES	Vss	Ground
21		Vcc	+5V ±5%
40		V <sub>DD</sub>	+ 12V ±5%
COMPUTE	R INTERFACE:		
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when CS is low.
3	CHIP SELECT	CS	A logic low on this input selects the chip and enables computer communication with the device.
4	READ ENABLE	RE	A logic low on this input controls the placement of data from a selected register on the DAL when CS is low.
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/transfer data on the DAL lines under RE and WE control:
			CS A1 A0 RE WE
			0 0 0 Status Reg Command Reg 0 0 1 Track Reg Track Reg 0 1 0 Sector Reg Sector Reg 0 1 1 Data Reg Data Reg
7-14	DATA ACCESS LINES	DALO-DAL7	Eight bit Bidirectional bus used for transfer of data, control, and status. This bus is receiver enabled by WE or transmitter enabled by RE. Each line will drive 1 standard TTL load.
24	CLOCK	CLK	This input requires a free-running 1 MHZ ± 1% 50% duty cycle square wave clock for internal timing reference.
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K pull-up resistor to +5.
FLOPPY D	ISK INTERFACE:		
15	STEP	STEP	The step output contains a pulse for each step.
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occuring while Early is active (high) should be shifted early for write precompensation.
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated steppers.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged. It is typically derived from a 1 shot triggered by HLD.
25	READ GATE (1761, 1763)	RG	This output is used for synchronization of external data separators. The output goes high after two Bytes of zeros in single density, or 4 Bytes of either zeros or ones in double density operation.
25	SIDE SELECT OUTPUT (1765, 1767)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When $U=1$ , SSO is set to a logic 1. When $U=0$ , SSO is set to a logic 0. The SSO is compared with the side information in the Sector I.D. Field. If they do not compare Status Bit 4 (RNF) is set. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
27	RAW READ	RAW READ	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.
31	WRITE DATA	WD	A 400 ns (MFM) or 1000 ns (FM) output pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Fleady is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT VFO ENABLE	WF/VFOE	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1765/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1761/3, VFOE will remain low until the end of the Data Field. This pin has an internal 100K Ohm pull-up resistor.
34	TRACK 00	TR00	This input informs the FD176X that the Read/Write head is positioned over Track 00.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
35	INDEX PULSE	ĪP	This input informs the FD176X when the index hole is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received.  A logic low terminates the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	DDEN	This input pin selects either single or double density operation. When DDEN = 0, double density is selected. When DDEN = 1, single density is selected.

#### **GENERAL DESCRIPTION**

The FD176X are N-Channel Silicon Gate MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD176X is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD176X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection. FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD176X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bi-directional bus for data, status, and control word transfers. The FD176X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD176X is TTL compatible on all inputs and outputs. The outputs will drive ONE TTL load or three LS loads. The 1763 is identical to the 1761 except the DAL lines are TRUE for systems that utilize true data busses.

The 1765/7 has a side select output for controlling double sided drives.

#### **ORGANIZATION**

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

**Data Shift Register** — This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

**Data Register** — This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register — This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

**Sector Register (SR)** — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) — This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.


**Status Register (STR)** — This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic** — This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^6 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

**Arithmetic/Logic Unit (ALU)** — The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

**Timing and Control** — All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.



FD176X BLOCK DIAGRAM

The FD176X has two different modes of operation according to the state of  $\overline{DDEN}$ . When  $\overline{DDEN}=0$  double density (MFM) is assumed. When  $\overline{DDEN}=1$ , single density (FM) is assumed.

**AM Detector** — The address mark detector detects ID, data and index address marks during read and write operations.

#### PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD176X. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and  $\overline{\text{CS}}$  is made low. The address bits A1 and A0,

combined with the signals  $\overline{RE}$  during a Read operation or  $\overline{WE}$  during a Write operation are interpreted as selecting the following registers:

	A1	- A0	READ (RE)	WRITE (WE)
	0	0	Status Register	Command Register
i	0	1	Track Register	Track Register
	1	0	Sector Register	Sector Register
	1	1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD176X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

The 176X has two modes of operation according to the state of  $\overline{DDEN}$  (Pin 37). When  $\overline{DDEN}=1$ , single density is selected. In either case, the CLK input (Pin 24) is at 1 MHz.

#### **GENERAL DISK READ OPERATIONS**

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by the fourth byte in the "ID" field.

Sector Length Table*						
Sector Length Number of Bytes						
Field (hex)	in Sector (decimal)					
00	128					
01	256					
02	512					
03	1024					

<sup>\*1765/67</sup> may vary — see command summary.

The number of sectors per track as far as the FD176X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD176X is concerned is from 0 to 255 tracks.

For read operations in 51/4" double density the FD176X requires RAW READ Data (Pin 27) signal which is a 400 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) on 1761/63 which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FD176X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD176X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD176X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations (WG = 0), the  $\overline{VFOE}$  (Pin 33) is provided for phase lock loop synchronization.  $\overline{VFOE}$  will go active low when:

- a) Both HLT and HLD are True
- b) Settling Time, if programmed, has expired
- c) The 176X is inspecting data off the disk

If WF/VFOE is not used, this pin may be left open, as it has an internal pull-up resistor.

#### **GENERAL DISK WRITE OPERATION**

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD176X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD176X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD176X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 1000 ns pulses in FM (DDEN = 1) and 400 ns pulses in MFM (DDEN = 0). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written EARLY. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD176X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

#### READY

Whenever a Read or Write command (Type II or III) is received the FD176X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

#### COMMAND DESCRIPTION

The FD176X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one

exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register

indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 1.

#### TABLE 1. COMMAND SUMMARY

A. Commands for Models: 1761, 1763

B. Commands for Models: 1765, 1767

					В	its							В	its			
Туре	Command	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	V	r <sub>1</sub>	ro	0	0	0	0	h	٧	r <sub>1</sub>	ro
ŀ	Seek	0	0	0	1	h	٧	r <sub>1</sub>	r <sub>0</sub>	0	0	0	1	h	٧	r <sub>1</sub>	ro
1	Step	0	0	1	Т	h	٧	r1	r <sub>0</sub>	0	0	1	Т	h	٧	r <sub>1</sub>	ro
	Step-in	0	1	0	T	h	٧	r <sub>1</sub>	r <sub>0</sub>	0	1	0	T	h	٧	<b>r</b> 1	ro
1	Step-out	0	1	1	T	h	٧	<b>r</b> 1	ro	0	1	1	Т	h	٧	r <sub>1</sub>	ro
ll l	Read Sector	1	0	0	m	S	Ε	С	0	1	0	0	m	L	Ε	U	0
Ш	Write Sector	1	0	1	m	Ş	Ē	Ç	a <sub>0</sub>	1	0	1	m	L	Ε	U	a <sub>0</sub>
	Read Address	1	1	0	0	0	Ε	0	0	1	1	0	0	0	Ε	U	0
111	Read Track	1	1	1	0	0	Ε	0	0	1	1	1	0	0	Ε	U	0
III	Write Track	1	1	1	1	0	Ε	0	0	1	1	1	1	0	Ε	U	0
IV	Force Interrupt	1	1	0	11	lз	l2	11	l0	1	1	0	1	lз	l2	l <sub>1</sub>	10

#### **TABLE 2. FLAG SUMMARY**

#### **FLAG SUMMARY**

Command	Bit		
Туре	No(s)		Description
l	0, 1	r1 r0 = Stepping Motor Rate See Table 3 for Rate Summary	
l	2	V = Track Number Verify Flag	V = 0, No verify $V = 1$ , Verify on destination track
I	3	h = Head Load Flag	h = 1, Load head at beginning h = 0, Unload head at beginning
I	4	T = Track Update Flag	T = 0, No update T = 1, Update track register
11 & 111	0	a <sub>0</sub> = Data Address Mark	a <sub>0</sub> = 0, FB (DAM) a <sub>0</sub> = 1, F8 (deleted DAM)
11	1	C = Side Compare Flag	C = 0, Disable side compare C = 1, Enable side compare
II & III	1	U = Update SSO	U = 0, Update SSO to 0 U = 1, Update SSO to 1
II & III	2	E = 30 MS Delay	E = 0, No 30 MS delay E = 1, 30 MS delay
II	3	S = Side Compare Flag	S = 0, Compare for side 0 S = 1, Compare for side 1
II	3	L = Sector Length Flag	LSB's Sector Length in ID Field
			00 01 10 11
			L = 0 256 512 1024 128
			L = 1 128 256 512 1024

#### **FLAG SUMMARY**

Command Type	Bit No(s)		Description
II	4	m = Multiple Record Flag	m = 0, Single record m = 1, Multiple records
IV	0-3	Ix = Interrupt Condition F I0 = 1 Not Ready To Read I1 = 1 Ready To Not Read I2 = 1 Index Pulse I3 = 1 Immediate Interrup I3-I1 = 0 Terminate With No	y Transition y Transition t, Requires A Reset

<sup>\*</sup>NOTE: See Type IV Command Description for further information.

#### TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (f0 f1), which determines the stepping motor rate as defined in Table 3.

A 4  $\mu$ s (MFM) or 8  $\mu$ s (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output. The chip will step the drive in the same direction it last stepped unless the command changes the direction.

The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 24  $\mu$ s before the first stepping pulse is generated.

The rates (shown in Table 3) can be applied to a Step-Direction Motor through the device interface.

**TABLE 3. STEPPING RATES** 

DDEN R1 R0	0 TEST=1	1 TEST=1	X TEST=0
0 0	6 ms	6 ms	368µs
0 1	12 ms	12 ms	380μs
1 0	20 ms	20 ms	396μs
1 1	30 ms	30 ms	416μs

After the last directional step an additional 30 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. If  $\overline{\text{TEST}} = 0$ , there is zero settling time. There is also a 30 ms head settling time if the E flag is set in any Type II or III command.


When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by settling bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 30 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. If there is a match but not a valid CRC, the CRC error

status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation.

The FD176X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated. If V=0, no verification is performed.

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD176X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load timing (HLT) is an input to the FD176X which is used for the head engage time. When HLT = 1, the FD176X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD176X.



**HEAD LOAD TIMING** 

When both HLD and HLT are true, the FD176X will then read from or write to the media. The "and" of HLD and HLT appears as status Bit 5 in Type I status.

In summary for the Type I commands: if h=0 and V=0, HLD is reset. If h=1 and V=0, HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 30 ms delay. If h=0 and V=1, HLD is set near the end of the command, an internal 30 ms occurs, and the FD176X waits for HLT to be true. If h=1 and V=1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 30 ms delay occurs and the FD176X then waits for HLT to occur.

For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 30 ms delay occurs and then HLT is sampled until true.


#### **RESTORE (SEEK TRACK 0)**

Upon receipt of this command the Track 00  $(\overline{TR00})$  input is sampled. If  $\overline{TR00}$  is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If  $\overline{TR00}$  is not active low, stepping pulses (pins 15 to 16) at a rate specified by the <sup>r1</sup> <sup>r0</sup> field are issued until the  $\overline{TR00}$  input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the  $\overline{TR00}$  input does not go active low after 255 stepping pulses, the FD176X terminates operation, interrupts, and sets the Seek error status bit providing the V flag is set. A verification operation also takes place if the V flag is set. The h bit allows the head to


be loaded at the start of command. Note that the Restore command is executed when  $\overline{MR}$  goes from an active to an inactive state and that the DRQ pin stays low.

#### **SEEK**

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD176X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.



TYPE I COMMAND FLOW




TYPE I COMMAND FLOW

#### **STEP**

Upon receipt of this command, the FD176X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the '1f0 field, a verification takes place if the V flag is on. If the U flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-IN

Upon receipt of this command, the FD176X issues one stepping pulse in the direction towards track 80. If the U flag is on, the Track Register is incremented by one. After a delay determined by the <sup>r</sup>1<sup>r</sup>0 field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.




TYPE I COMMAND FLOW

#### STEP-OUT

Upon receipt of this command, the FD176X issues one stepping pulse in the direction towards track 0. If the U flag is on, the Track Register is decremented by one. After a delay determined by the <sup>r1f0</sup> field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### **EXCEPTIONS**

On the 1765/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.



TYPE II COMMAND

#### TYPE II COMMANDS

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 30 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 30 msec delay. The ID field and Data Field format are shown on page 16.

When an ID field is located on the disk, the FD176X compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD176X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.


Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m=0, a single sector is read or written and an interrupt is generated at the completion of the command. If m=1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD176X will continue to read or write multiple records and update the sector register in numerical ascending sequence until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

For example: If the FD176X is instructed to read sector 27 and there are only 26 on the track, the sector register exceeds the number available. The FD176X will search for 5 disk revolutions, interrupt out, reset busy, and set the record not found status bit.

The Type II commands for 1761-63 also contain side select compare flags. When C=0 (Bit 1) no side comparison is made. When C=1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag (Bit 3). If the S flag compares with the side number recorded in the ID field, the FD176X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.

The Type II and III commands for the 1765-67 contain a side select flag (Bit 1). When U=0, SSO is updated to 0. Similarly, U=1 updates SSO to 1. The chip compares the SSO to the ID field. If they do not compare within 5 revolutions the interrupt line is made active and the RNF status bit is set.


The 1765/7 READ SECTOR and WRITE SECTOR commands include a 'L' flag. The 'L' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatability, the 'L' flag should be set to a one.



TYPE II COMMAND

#### **READ SECTOR**

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the ID field is searched for and verified again followed by the Data Address Mark search. If after 5 revolutions the DAM cannot be found, the Record Not Found status bit is set and the operation is terminated.




TYPE II COMMAND

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown below:

STATUS BIT 5	
1	Deleted Data Mark
0	Data Mark



TYPE II COMMAND

#### WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD176X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeroes in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the <sup>20</sup> field of the command as shown below:

a <sub>0</sub>	Data Address Mark (Bit 0)	
1	Deleted Data Mark	
0	Data Mark	

The FD176X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeroes is written on the disk.\*The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated. For a 1 MHz clock the INTRQ will set 16 to 24  $\mu \rm sec$  after the last CRC byte is written.

\*If partial sectors are to be written, the proper method is to write the data and fill the balance of the sector with zeroes. Do not let the chip supply the filler by not servicing the DRQs. Doing this will mask any errors by the lost data status and the CRC's may be incorrect.


# ENTER NC YES SET BUSY, RESET DRO LOST DATA, STATUS BITS 4, 5 NO INTRQ RESET BUSY YES SET HLD COPY 'S' FLAG TO SSO LINE (1 5/7 ONLY) IS E = 1? YES NO YES YES NO YES DR TO DSR TG43 UPDATE SET DRO INTRO RESET NO SET DRQ YES

#### TYPE III COMMANDS

#### READ ADDRESS

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK	SIDE	SECTOR	SECTOR	CRC	CRC
ADDR	NUMBER	ADDRESS	LENGTH	1	2
1	2	3	4	5	6



Although the CRC characters are transferred to the computer, the FD176X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register so that a comparison can be made by the user. At the end of the operation an interrupt is generated and the Busy Status is reset.

#### **READ TRACK**

Upon receipt of the READ track command, the head is loaded, and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. All Gap, Header, and data bytes are assembled and transferred to the data register and DRQ's are generated for each byte. The accumulation of bytes is synchronized to each address mark encountered. An interrupt is generated at the completion of the command.

This command has several characteristics which make it suitable for diagnostic purposes. They are: the Read Gate is not activated during the command; no CRC checking is performed; gap information is included in the data stream; the internal side compare is not performed; and the address mark detector is on for the duration of the command. Because the A.M. detector is always on, write splices or noise may cause the chip to look for an A.M. If an address mark does not appear on schedule the Lost Data status flag is set.

The ID A.M., ID field, ID CRC bytes, DAM, Data, and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.

#### WRITE TRACK FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA with a large amount of memory. Data and gap information must be provided at the computer interface. Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command.

Upon receipt of the Write Track command, the head is

loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeroes is substituted. See note on page 12.

This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD176X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation.

The CRC generator is initialized when any data byte from F8 to FE is about to be tranferred from the DR to the DSR in FM or by receipt of F5 in MFM. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

#### TYPE IV COMMANDS

The Forced Interrupt command is generally used to terminate a multiple sector read or write command or to insure Type I status in the status register. This command can be loaded into the command register at any time. If there is a current command under execution (busy status bit set) the command will be terminated and the busy status bit reset.

The lower four bits of the command determine the conditional interrupt as follows:

Io = Not-Ready to Ready Transition

I<sub>1</sub> = Ready to Not-Ready Transition

12 = Every Index Pulse


13 = Immediate Interrupt


#### CONTROL BYTES FOR INITIALIZATION

DATA PATTERN	FD176X INTERPRETATION	FD176X INTERPRETATION
IN DR (HEX)	IN FM (DDEN = 1)	IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Not Allowed	Write A1* in MFM, Preset CRC
F6	Not Allowed	Write C2** in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB, Clk = C7, Preset CRC	Write F8 thru FB, in MFM
FC	Write FC with Clk = D7	Write FC in MFM
FD	Write FD with Clk = FF	Write FD in MFM
FE	Write FE, Clk = C7, Preset CRC	Write FE in MFM
FF	Write FF with Clk = FF	Write FF in MFM
	Timo I I mai on = 11	111101111111111111111111111111111111111

<sup>\*</sup>Missing clock transition between bits 4 and 5

<sup>\*\*</sup>Missing clock transition between bits 3 & 4





The conditional interrupt is enabled when the corresponding bit positions of the command (<sup>1</sup>3 - <sup>1</sup>0) are set to a 1. Then, when the condition for interrupt is met, the INTRQ line will go high signifying that the condition specified has occurred. If <sup>1</sup>3 - <sup>1</sup>0 are all set to zero (HEX D0), no interrupt will occur but any command presently under execution will be immediately terminated. When using the immediate interrupt condition (<sup>1</sup>3 = 1) an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt. The HEX D0 is the only command that will enable the immediate interrupt (HEX D8) to clear on a subsequent load command register or read status register operation. Follow a HEX D8 with D0 command.

Wait 16 micro sec (double density) or 32 micro sec (single density before issuing a new command after issuing a forced interrupt. Loading a new command sooner than this will nullify the forced interrupt.

Forced interrupt stops any command at the end of an internal micro-instruction and generates INTRQ when the specified condition is met. Forced interrupt will wait until ALU operations in progress are complete (CRC calculations, compares, etc.).

More than one condition may be set at a time. If for example, the READY TO NOT-READY condition ( $^{1}1 = 1$ ) and the Every Index Pulse ( $^{1}2 = 1$ ) are both set, the resultant command would be HEX "DA". The "OR" function is performed so that either a READY TO NOT- READY or the next Index Pulse will cause an interrupt condition.

#### STATUS REGISTER

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The user has the option of reading the status register through program control or using the DRQ line with DMA or interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRQ line. When using the INTRQ, a busy status check is not recommended because a read of the status register to determine the condition of busy will reset the INTRQ line.

The format of the Status Register is shown below:

	(BITS)								
7	6	5	4	3	2	1	0		
S7	S6	S5	S4	S3	S2	S1	S0		

Status varies according to the type of command executed as shown in Table 4.

Because of internal sync cycles, certain time delays must be observed when operating under programmed I/O. They are:

		Delay Req'd.		
Operation	Next Operation	FM	MFM	
Write to Command Reg.	Read Busy Bit (Status Bit 0)	24 μs	12 μs	
Write to Command Reg.	Read Status Bits 1-7	56 µs	28 μs	
Write Any Register	Read From Diff. Register	0	0	

#### RECOMMENDED - 128 BYTES/SECTOR

Shown below is the recommended single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

		· · · · · · · · · · · · · · · · · · ·
	NUMBER	HEX VALUE OF
L	OF BYTES	BYTE WRITTEN
	40	FF (or 00) <sup>1</sup>
1	6	00
	1	FE (ID Address Mark)
	1	Track Number
	1	Side Number (00 or 01)
	1	Sector Number (1 thru 1A)
	1	00 (Sector Length)
Ŕ	1	F7 (2 CRC's written)
	11	FF (or 00) <sup>1</sup>
1	6	00
}	1	FB (Data Address Mark)
	128	Data (IBM uses E5)
	1	F7 (2 CRC's written)
	10_	FF (or 00) <sup>1</sup>
Ĺ_	369**	FF (or 00) <sup>1</sup>

- \*Write bracketed field 16 times
- \*\*Continue writing until FD176X interrupts out. Approx. 324 bytes.
- 1-Optional '00' on 1765/7 only.

#### 256 BYTES/SECTOR

Shown below is the recommended dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

	NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN			
	60	4E			
1	12	00			
1	3	F5 (Writes A1)			
1	1	FE (ID Address Mark)			
	1	Track Number (0 thru 4C)			
	1	Side Number (0 or 1)			
	1	Sector Number (1 thru 1A)			
	1	01 (Sector Length)			
*	1	F7 (2 CRCs written)			
1	22	4E			
1	12	00			
1	3	F5 (Writes A1)			
	1	FB (Data Address Mark)			
	256	DATA			
	1	F7 (2 CRCs written)			
	24_	4E			
L	718**	4E			

- \*Write bracketed field 16 times
- \*\*Continue writing until FD176X interrupts out. Approx. 668 bytes.

#### 1. NON-STANDARD FORMATS


Variations in the recommended formats are possible to a limited extent if the following requirements are met:


- 1) Sector size must be 128, 256, 512 of 1024 bytes.
- 2) Gap 2 cannot be varied from the recommended format.
- 3) 3 bytes of A1 must be used in MFM.

In addition, the Index Address Mark is not required for operation by the FD176X. Gap 1, 3, and 4 lengths can be as short as 2 bytes for FD176X operation, however PLL lock up time, motor speed variation, write-splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the recommended format be used for highest system reliability.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
*	6 bytes 00	12 bytes 00 3 bytes A1
Gap III**	10 bytes FF 4 bytes 00	24 bytes 4E 8 bytes 00 3 bytes A1
Gap IV	16 bytes FF	16 bytes 4E

- \*Byte counts must be exact.
- \*\*Byte counts are minimum, except exactly 3 bytes of A1 must be written.






#### TIMING CHARACTERISTICS


 $T_A = 0$ °C to 70°C,  $V_{DD} = + 12V \pm .6V$ ,  $V_{SS} = 0V$ ,  $V_{CC} = + 5V \pm .25V$ 

#### READ ENABLE TIMING (See Note 4, Page 22)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET THLD TRE TDRR TIRR TDACC TDOH	Setup ADDR & CS to RE Hold ADDR & CS from RE RE Pulse Width DRQ Reset from RE INTRQ Reset from RE Data Access from RE Data Hold from RE	50 10 400	400 1000	500 6000 350 150	nsec nsec nsec nsec nsec nsec nsec	$C_L = 50 \text{ pf}$ $C_L = 50 \text{ pf}$ $C_L = 50 \text{ pf}$



**READ ENABLE TIMING** 




#### WRITE ENABLE TIMING

#### WRITE ENABLE TIMING (See Note 4, Page 22)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to WE	50			nsec	
THLD	Hold ADDR & CS from WE	10			nsec	
TWE	WE Pulse Width	350	1		nsec	
TDRR	DRQ Reset from WE	:	400	500	nsec	
TIRR	INTRQ Reset from WE	ļ	1000	6000	nsec	
TDS	Data Access from WE	250	İ		nsec	
TDH	Data Hold from WE	70			nsec	

#### INPUT DATA TIMING (See Note 4, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tpw tbc T <sub>C</sub>	Raw Read Pulse Width Raw Read Cycle Time RCLK Cycle Time	100 3000 3000	200 4000 4000		nsec nsec nsec	See Note 1 3600 ns @ 70°C 3600 ns @ 70°C, See Note
T <sub>X1</sub> T <sub>X2</sub>	RCLK hold to Raw Read Raw Read hold to RCLK	40 40			nsec nsec	See Note 1 See Note 1



WD MUST HAVE RISING EDGE IN FIRST SHADED AREA AND TRAILING EDGE IN SECOND SHADED AREA.

WRITE DATA/CLOCK RELATIONSHIP IN DOUBLE DENSITY (DDEN = 0)

INPUT DATA TIMING (See Note 3, Page 22)


#### WRITE DATA TIMING

#### WRITE DATA TIMING (See Note 4, Page 22)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Twp	Write Data Pulse Width	,	1000		nsec	FM
			400	ļ	nsec	MFM
Twg	Write Gate to Write Data		4	İ	μsec	FM
			2		μsec	MFM
Tbc	Write data cycle Time		4, 6, or 8		μsec	± CLK Error
Ts	Early (Late) to Write Data	250	1	[	nsec	MFM
Th	Early (Late) From	250			nsec	MFM
	Write Data					
Twf	Write Gate off from WD		4		μsec	FM
			2		μsec	MFM
Twdl	WD Valid to Clk	100	1	İ	nsec	
Twd2	WD Valid after CLK	100			nsec	

#### MISCELLANEOUS TIMING (See Note 4, Page 22)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD₁ TCD₂ TSTP TDIR TMR TIP	Clock Duty (low) Clock Duty (high) Step Pulse Output Dir Setupt to Step Master Reset Pulse Width Index Pulse Width Write Fault Pulse Width	460 400 4 or 8 50 10 20	500 500 24	20000 20000	nsec nsec µsec µsec µsec µsec µsec	± CLK ERROR



**MISCELLANEOUS TIMING** 

\*FROM STEP RATE TABLE

#### NOTES:

- 1. Pulse width on RAW READ (Pin 27) is normally 100-300 ns. However, pulse may be any width pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 600 ns for MFM at CLK = 1 MHz and 1200 ns for FM at 1 MHz.
- 2. tbc should be 4  $\mu$ s, nominal in MFM and 8  $\mu$ s nominal in FM
- 3. RCLK may be high or low during RAW READ (Polarity is unimportant).
- 4. All timing readings at  $V_{OL} = .8V \& V_{OH} = 2.0V$ .

**Table 4. STATUS REGISTER SUMMARY** 

BIT	ALL TYPE I COMMANDS	READ ADDRESS	READ SECTOR	READ TRACK	WRITE SECTOR	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD LOADED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	RNF	RNF	0	RNF	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX PULSE	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

#### STATUS FOR TYPE I COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	CRC encountered in ID field.
S2 TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TROO input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the $\overline{\mbox{IP}}$ input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

#### STATUS FOR TYPE II AND III COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.

#### **ELECTRICAL CHARACTERISTICS**

**Absolute Maximum Ratings** 

V<sub>DD</sub> with repect to V<sub>SS</sub> (ground): +15 to -0.3V

Voltage to any input with respect to  $V_{SS} = +15$  to -0.3V

 $I_{CC} = 60 \text{ MA} (35 \text{ MA nominal})$  $I_{DD} = 15 \text{ MA} (10 \text{ MA nominal})$   $C_{\text{IN}}\,\&\,C_{\text{OUT}}=\,15\,\text{pF}$  max with all pins grounded except

one under test.

Operating temperature =  $0^{\circ}$ C to  $70^{\circ}$ C Storage temperature =  $-55^{\circ}$ C to  $+125^{\circ}$ C

#### **OPERATING CHARACTERISTICS (DC)**

TA = 0°C to 70°C,  $V_{DD} = + 12V \pm .6V$ ,  $V_{SS} = 0V$ ,  $V_{CC} = + 5V \pm .25V$ 

SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNITS	CONDITIONS
I	Input Leakage		10	μА	$V_{IN} = V_{DD}^{**}$
loL	Output Leakage		10	μА	$V_{OUT} = V_{DD}$
VIH	Input High Voltage	2.6		v	
V <sub>IL</sub>	Input Low Voltage	- 1	0.8	V	
Voh	Output High Voltage	2.8		v	$I_0 = -100 \mu A$
Vol	Output Low Voltage		0.45	V	$1_0 = 1.0  \text{mA}$
P <sub>D</sub>	Power Dissipation		0.6	w	

<sup>\*\*</sup>Leakage conditions are for input pins without internal pull-up resistors. Pins 22, 23, 33, 36, and 37 have pullup resistors. See Tech Memo #115 for testing purposes.

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.



### FD1771-01 Floppy Disk Formatter/Controller

#### **FEATURES**

- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- READ MODE

Single/Multiple Sector Write with Automatic Sector Search or Entire Track Read Selectable 128 Byte or Variable Length Sector

- WRITE MODE
  - Single/Multiple Sector Write with Automatic Sector Search
  - **Entire Track Write for Diskette Formatting**
- PROGRAMMABLE CONTROLS
   Selectable Track-to-Track Stepping Time
   Selectable Head Settling and Head Engage
   Times
  - Selectable Three Phase or Step and Direction and Head Positioning Motor Controls
- SYSTEM COMPATIBILITY
   Double Buffering of Data 8-Bit Bi-Directional
   Bus for Data, Control and Status
   DMA or Programmed Data Transfers
   All Inputs and Outputs are TTL Compatible

#### **APPLICATIONS**


- FLOPPY DISK DRIVE INTERFACE
- SINGLE OR MULTIPLE DRIVE CONTROLLER/FORMATTER
- NEW MINI-FLOPPY CONTROLLER

#### **GENERAL DESCRIPTION**

The FD1771 is a MOS/LSI device that performs the functions of a Floppy Disk Controller/Formatter. The device is designed to be included in the disk drive electronics, and contains a flexible interface organization that accommodates the interface signals from most drive manufacturers. The FD1771 is compatible with the IBM 3740 data entry system format.

The processor interface consists of an 8-bit bidirectional bus for data, status, and control word transfers. The FD1771 is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD1771 is fabricated in N-channel Silicon Gate MOS technology and is TTL compatible on all inputs and outputs. The A and B suffixes are for ceramic and plastic packages, respectively.



FD1771 SYSTEM BLOCK DIAGRAM

### PIN OUTS

Pin No.	Pin Name	Symbol	Function			
1 19	Power Supplies MASTER RESET	V <sub>BB</sub> /NC MR	A logic low on this input resets the device and loads "03" into the command register. The Not Ready (Status bit 7) is reset during MR ACTIVE. When MR is brought to a logic high, a Restore Command is executed, regardless of the state of the Ready signal from the drive.			
20		V <sub>SS</sub>	Ground			
21		VCC	+5V			
40		v <sub>DD</sub>	+12V			
Computer	nterface					
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when CS is low.			
3	CHIP SELECT	<del>C</del> S	A logic low on this input selects the chip and enables computer communication with the device.			
4	READ ENABLE	RE	A logic low on this input controls the placement of data from a selected register on the DAL when CS is low.			
5, 6	REGISTER SELECT LINES	A <sub>0</sub> , A <sub>1</sub>	These inputs select the register to receive/transfer data on the DAL lines under RE and WE control:  A1 A0 RE WE  0 0 Status Register Command Register  0 1 Track Register Track Register  1 0 Sector Register Sector Register  1 1 Data Register Data Register			
7-14	DATA ACCESS LINES	DAL0-DAL7	7 Eight bit inverted bidirectional bus used for transfer of data, control, and status. This bus is a receiver enabled by WE or a transmitter enabled by RE.			
24	CLOCK	CLK	This input requires a free-running 2 MHz ± 1% square wave clock for internal timing reference.			
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operation, respectively. Use 10K pull-up resistor to +5.			
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion or termination of any operation and is reset when a new command is loaded into the command register.  Use 10K pull-up resistor to +5.			
Floppy Disk	Interface:					
15	Phase 1/Step		If the 3PM input is a logic low the three-phase motor control is selected and PH1, PH2, and PH3 outputs			
16	Phase 2/Direction	PH2/DIRC	form a one active low signal out of three. PH1 is active low after MR. If the 3PM input is a logic high the step			
17	Phase 3	PH3	and direction motor control is selected. The step output contains a 4 usec high signal for each step			
18	3-Phase Motor Select	3PM	and the direction output is active high when stepping in; active low when stepping out.			

Pin No.	Pin Name	Symbol	Function
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user.
23	HEAD LOAD TIMING	HLT	The HLT input is sampled after 10 ms. When a logic high is sampled on the HLT input the head is assumed to be engaged.
25	EXTERNAL DATA SEPARATION	XTDS	A logic low on this input selects external data separation. A logic high or open selects the internal data separator.
26	FLOPPY DISK CLOCK (External Separation)	FDCLOCK	This input receives the externally separated clock when XTDS = 0. If XTDS = 1, this input should be tied to a logic high.
27	FLOPPY DISK DATA	FDDATA	This input receives the raw read disk data if XTDS=1, or the externally separated data if XTDS=0.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read- Write head against the media.
29	Track Greater than 43	TG43	This output informs the drive that the Read-Write head is positioned between tracks44-76. This output is valid only during Read and Write commands.
30	WRITE GATE	WG	This output is made valid when writing is to be performed on the diskette.
31	WRITE DATA	WD	This output contains both clock and data bits of 500 ns duration.
32	Ready	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low, the Read or Write operation is not performed and an interrupt is generated. A Seek operation is performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT	WF	This input detects wiring faults indications from the drive. When WG=1 and WF goes low, the current Write command is terminated and the Write Fault status bit is set. The WF input should be made inactive (high) when WG becomes inactive.
34	TRACK 00	TR00	This input informs the FD1771 that the Read-Write head is positioned over Track 00 when a logic low.
35	INDEX PULSE	ĪΡ	Input, when low for a minimum of 10 usec, informs the FD1771 when an index mark is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write command is received. A logic low terminates the command and sets the Write Protect status bit.
37	DISK INITIALIZATION	DINT	The iput is sampled whenever a Write Track command is received. If DINT=0, the operation is terminated and the Write Protect status bit is set.

#### **ORGANIZATION**

The Floppy Disk Formatter block diagram is illustrated on page 4. The primary sections include the parallel processor interface and the Floppy Disk interface.

Data Shift Register: This 8-bit register assembles serial data from the Read Data input (FDDATA) duriing Read operations and transfers serial data to the Write Data output during Write operations.

Data Register: This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command, the Data Register holds the address of the desired Track position. This register can be loaded from the DAL and gated onto the DAL under processor control.

Track Register: This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be

loaded from or transferred to the DAL. This Register should not be loaded when this device is busy.


Sector Register (SR): This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR): This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the execution of the current command is to be overridden. This latter action results in an interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

Status Register (STR): This 8-bit register holds device Status information. The meaning of the Status bits are a function of the contents of the Command Register. This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic:** This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.



FD1771 BLOCK DIAGRAM

Arithmetic/Logic Unit (ALU): The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

AM Detector: The Address Mark detector is used to detect ID, Data, and Index address marks during Read and Write operations.

**Timing and Control:** All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from a 2.0 MHz external crystal clock.

#### PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD1771. The DAL are three-state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and CS is made low. The least-significant address bits A1 and A0, combined with the signals RE during a Read operation or WE during a Write operation are interpreted as selecting the following registers:

A1	-A0	READ (RE)	WRITE (WE)
0	0	Status Register	Command Register
0	1	Track Register	Track Register
1	0	Sector Register	Sector Register
1	1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD1771 and the Processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the Data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded

at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

The Lost Data bit and certain other bits in the Status Register will activate the interrupt request (INTRQ). The interrupt line is also activated with normal completion or abnormal termination of all controller operations. The INTRQ signal remains active until reset by reading the Status Register to the processor or by the loading of the Command Register. In addition, the INTRQ is generated if a Force Interrupt command condition is met.

#### **FLOPPY DISK INTERFACE**

The Floppy Disk interface consists of head positioning controls, write gate controls, and data transfers. A 2.0 MHz  $\pm$  1% square wave clock is required at the CLK input for internal control timing (may be 1.0 MHz for mini floppy).

#### **HEAD POSITIONING**

Four commands cause positioning of the Read-Write head (see Command Section). The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step, an additional 10 milliseconds of head settling time takes place. The four programmable stepping rates are tabulated below.

The rates (shown in Table 1) can be applied to a Three-Phase Motor or a Step-Direction Motor through the device interface. When the 3PM input is connected to ground, the device operates with a three-phase motor control interface, with one active low signal per phase on the three output signals PH1, PH2, and PH3. The stepping sequence, when stepping in, is Phases 1-2-3-1, and when stepping out, Phases 1-3-2-1. Phase 1 is active low after Master Reset. Note: PH3 needs an inverter if used.

The Step-Direction Motor Control interface is activated by leaving input  $\overline{3PM}$  open or connecting it to +5V. The Phase 1 pin  $\overline{PH1}$  becomes a Step pulse of 4 microseconds width. The Phase 2 pin  $\overline{PH2}$  becomes a direction control with a high voltage on this pin indicating a Step In, and a low voltage indicating a Step Out. The Direction output is valid a minimum of 24  $\mu s$  prior to the activation of the Step pulse.

When a Seek, Step or Restore command is executed, an optional verification of Read-Write head position can be performed by setting bit 2 in the command word to a logic 1. The verification operation begins at the end of the 10 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete. If track comparison is not

made but the CRC checks, an interrupt is generated, the Seek Error status (Bit 4) is set and the Busy status bit is reset.

**Table 1. STEPPING RATES** 

r <sub>1</sub>	ro	1771-X1 CLK = 2 MHz TEST = 1		1771 or – X1 CLK = 2 MHz TEST = 0	1771 or - X1 CLK = 1 MHz TEST = 0
0 0 1 1	0 1 0 1	6ms 6ms 10ms 20ms	12ms 12ms 20ms 40ms	Approx. 400μs*	Approx. 800μs*

<sup>\*</sup>For exact times consult WDC.

The Head Load (HLD) output controls the movement of the read/write head against the disk for data recording or retrieval. It is activated at the beginning of a Read, Write (E Flag On) or Verify operation, or a Seek or Step operation with the head load bit, h, a logic one remains activated until the third index pulse following the last operation which uses the read/write head. Reading or Writing does not occur until a minimum of 10 msec delay after the HLD signal is made active. If executing the type 2 commands with the E flag off, there is no 10 msec delay and the head is assumed to be engaged. The delay is determined by sampling of the Head Load Timing (HLT) input after 10 msec. A high state input, generated from the Head Load output transition and delayed externally, identifies engagement of the head against the disk. In the Seek and Step commands, the head is loaded at the start of the command execution when the h bit is a logic one. In a verify command the head is loaded after stepping to the destination track on the disk whenever the h bit is a logic zero.

#### **DISK READ OPERATION**

The 2.0 MHz external clock provided to the device is internally divided by 4 to form the 500 kHz clock rate for data transfer. When reading data from a diskette this divider is synchronized to transitions of the Read Data (FDDATA) input. When a transition does not occur on the 500 kHz clock active state, the clock divider circuit injects a clock to maintain a continuous 500 kHz data clock. The 500 kHz data clock is further divided by 2 internally to separate the clock and information bits. The divider is phased to the information by the detection of the address mark.

In the internal data read and separation mode the Read Data input toggles from one state to the opposite state for each logic one bit of clock or information. This signal can be derived from the amplified, differentiated, and sliced Read Head signal, or by the output of a flip-flop toggling on the Read Data pulses. This input is sampled by the 2 MHz clock to detect transitions.

The chip can also operate on externally separated

data, as supplied by methods such as Phase Lock loop, One Shots, or variable frequency oscillators. This is accomplished by grounding the External Data Separator (XTDS) INPUT. When the Read Data input makes a high-to-low transition, the information input to the FDDATA line is clocked into the Data Shift Register. The assembled 8-bit data from the Data Shift Register are then transferred to the Data Register.

The normal sector length for read or Write operations with the IBM 3740 format is 128 bytes. This format or binary multiples of 128 bytes will be adopted by setting a logic 1 in Bit 3 of the Read and Write commands. Additionally, a variable sector length feature is provided which allows an indicator recorded in the ID Field to control the length of the sector. Variable sector lengths can be read or written in Read or Write commands, respectively, by setting a logic 0 in Bit 3 of the command word. The sector length indicator specifies the number of 16 byte groups or 16 x N, where N is equal to 1 to 256 groups. An indicator of all zeroes is interpreted as 256 sixteen byte groups.

#### **DISK WRITE OPERATION**

After data is loaded from the processor into the Data Register, and is transferred to the Data Shift Register, data will be shifted serially through the Write Data (WD) output. Interlaced with each bit of data is a positive clock pulse of 0.5  $\mu$ sec duration. This signal may be used to externally toggle a flip-flop to control the direction of Write Current flow.

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing, the first data byte must be loaded into the Data Register in response to a Data Request from the FD1771 before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD1771 terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

Whenever a Read or Write command is received the FD1771 samples the READY input. If this input is logic low the command is not executed and an interrupt is generated. The Seek or Step commands are performed regardless of the state of the READY input.

#### **COMMAND DESCRIPTION**

The FD1771 will accept and execute eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault-free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 2.

#### **TYPE 1 COMMANDS**

The Type 1 Commands include the RESTORE, SEEK, STEP, STEP-IN, and STEP-OUT commands. Each of the Type 1 Commands contain a rate field (r<sub>0</sub>r<sub>1</sub>), which determines the stepping motor rate as defined in Table 1, page 4.

The Type 1 Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If h=1, the head is loaded at the beginning of the command (HLD output is made active). If h=0, HLD is deactivated.

Table 2. COMMAND SUMMARY

		BITS							
TYPE	COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	٧	r <sub>1</sub>	ro
1	Seek	0	0	0	1	h	٧	<b>r</b> 1	ro
1	Step	0	0	1	u	h	٧	<b>r</b> 1	ro
	Step In	0	1	0	u	h	٧	r <sub>1</sub>	ro
	Step Out	0	1	1	u	h	٧	r <sub>1</sub>	ro
11	Read Command	1	0	0	m	b	Ε	0	0
11	Write Command	1	0	1	m	b	Ε	a <sub>1</sub>	a0
111	Read Address	1	1	0	0	0	Ε	0	0
III	Read Track	1	1	1	0	0	1	0	$\overline{s}$
III	Write Track	1	1	1	1	0	1	0	0
IV	Force Interrupt	1	1	0	1	lз	12	11	14

Note: Bits shown in TRUE form.

Table 3. FLAG SUMMARY

TYPEI
h = Head Load flag (Bit 3)
<ul><li>h = 1, Load head at beginning</li><li>h = 0, Do not load head at beginning</li></ul>
V = Verify flag (Bit 2)
V = 1, Verify on last track V = 0, No verify
r <sub>1</sub> r <sub>0</sub> = Stepping motor rate (Bits 1-0)
Refer to Table 1 for rate summary
u = Update flag (Bit 4)
<ul><li>u = 1, Update Track register</li><li>u = 0, No update</li></ul>

Table 4. FLAG SUMMARY

TYPE II
m = Multiple Record flag (Bit 4)
m = 0, Single Record m = 1, Multiple Records
b = Block length flag (Bit 3)
b = 1, IBM format (128 to 1024 bytes) b = 0, Non-IBM format (16 to 4096 bytes)
a <sub>1</sub> a <sub>0</sub> = Data Address Mark (Bits 1-0)
a <sub>1</sub> a <sub>0</sub> = 00, FB (Data Mark) a <sub>1</sub> a <sub>0</sub> = 01, FA (User defined) a <sub>1</sub> a <sub>0</sub> = 10, F9 (User defined) a <sub>1</sub> a <sub>0</sub> = 11, F8 (Deleted Data Mark)

Table 5. FLAG SUMMARY

TYPE III	
s = Synchronize flag (Bit 0)	
$\overline{s} = 0$ , Synchronize to AM $\overline{s} = 1$ , Do Not Synchronize to AM	
TYPE IV	
li = Interrupt Condition flags (Bits 3-0)	
<ul> <li>I<sub>0</sub> = 1, Not Ready to Ready Transition</li> <li>I<sub>1</sub> = 1, Ready to Not Ready Transition</li> <li>I<sub>2</sub> = 1, Index Pulse</li> <li>I<sub>3</sub> = 1, Immediate interrupt</li> </ul>	
E = Enable HLD and 10 msec Delay	
E = 1, Enable HLD, HLT and 10 msec Delay	
E = 0, Head is assumed Engaged and there is no 10 msec Delay	

Once the head is loaded, the head will remain engaged until the FD1771 receives a command that specifically disengages the head. If the FD1771 does not receive any commands after two revolutions of the disk, the head will be automatically disengaged (HLD made inactive). The Head Load Timing Input is sampled after a 10 ms delay, when reading or writing on the disk is to occur.

The Type 1 Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If V=1, a verification is performed; if V=0, no verification is performed.

During verification, the head is loaded and after an internal 10 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the ID Field is then compared to the Track Register; if there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the BUSY status bit is reset. If there is not a match but there is

valid ID CRC, an interrupt is generated, the Seek Error status bit (Status Bit 4) is set and the BUSY status bit is reset. If there is a match but not a valid CRC, the CRC error status bit is set (Status Bit 3), and the next encountered ID Field is read from the disk for the verification operation. If an ID Field with a valid CRC cannot be found after two revolutions of the disk, the FD1771 terminates the operation and sents an interrupt (INTRQ).

The STEP, STEP-IN, and STEP-OUT commands contain an UPDATE flag (U). When U=1, the track register is updated by one for each step. Whe U=0, the track register is not updated.

#### **RESTORE (SEEK TRACK 0)**

Upon receipt of this command the Track 00 (TR00) input is sampled. If TR00 is active low indicating the Read-Write head is positioned over track 0, the Track


ENTER OMMAND BEEN YES SET BUSY, RESET CRC. SEEK ERROR, DRQ. INTRO YES RESET HLD SET HLD COMMAND SET DIRECTION STEP-IN NO COMMAND AESET DIRECTION STEP-OUT NO IS. COMMAND STEP SEEK YES \*RESTORE NO (FF)H TO TR NO 0 TO DF

TYPE I COMMAND FLOW

Register is loaded with zeroes and an interrupt is generated. If  $\overline{TR00}$  is not active low, stepping pulses (pins 15 to 17) at a rate specified by the  $r_1r_0$  field are issued until the  $\overline{TR00}$  input is activated. At this time the TR is loaded with zeroes and an interrupt is generated. If the  $\overline{TR00}$  input does not go active low after 255 stepping pulses, the FD1771 terminates operation, interrupts, and sets the Seek error status bit. Note that the RESTORE command is executed when  $\overline{MR}$  goes from an active to an inactive state. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command.

#### SEEK

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD1771 will update the




TYPE I COMMAND FLOW

Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the data register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### **STEP**

Upon receipt of this command, the FD1771 issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the r<sub>1</sub>r<sub>0</sub>field, a verification takes place if the V flag is on. If the u flag is on, the TR is updated. The h bit allows the head to be loaded at the start of the command. An



TYPE I COMMAND FLOW

interrupt is generated at the completion of the command.

#### STEP-IN

Upon receipt of this command, the FD1771 issues one stepping pulse in the direction towards track 76. If the u flag is on, the Track Register is incremented by one. After a delay determined by the r<sub>1</sub>r<sub>0</sub> field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-OUT

Upon receipt of this command, the FD1771 issues one stepping pulse in the direction towards track 0. If the u flag is on, the TR is decremented by one. After a delay determined by the  $r_1r_0$  field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### **TYPE II COMMANDS**

The Type II Commands include the Read Sector(s) and Write Sector(s) commands. Prior to loading the Type II command into the COMMAND REGISTER, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the Busy status bit is set. If the E flag=1 (this is the normal case), HLD is made active and HLT is sampled after a 10 msec delay. If the E flag is 0, the head is assumed to be engaged and there is no 10 msec delay. The ID field and the Data Field format are shown below.

When an ID field is located on the disk, the FD1771 compares the track number of the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending on the command. The FD1771 must find an ID field with a track number. Sector number. and CRC within two revolutions of the disk; otherwise, the Record Not Found status bit is set (Status bit 3) and the command is terminated with an interrupt.

Each of the Type II Commands contain a (b) flag which in conjunction with the sector length field contents of the ID determines the length (number of characters) of the Data field.

For IBM 3740 compatibility, the b flag should equal 1. The numbers of bytes in the data field (sector) is then  $128 \times 2^n$  where n = 0, 1, 2, 3.

GAP	ID AM	TRACK NUMBER	ZERO	SECTOR NUMBER	SECTOR LENGTH	CRC 1	CRC 2	GAP	DATA AM	DATA FIELD	CRC 1	CRC 2
ID FIELD								DATA F	IELD			

IDAM = ID Address Mark -- DATA = (FE)<sub>16</sub> CLK = (C7)<sub>16</sub>

Data AM = Data Address Mark — DATA = (F8, F9, FA, or FB), CLK = (C7)<sub>16</sub>

For b = 1

Sector Length Field (Hex)	Number of Bytes in Sector (Decimal)
00	128
01	256
02	512
03	1024

When the b flag equals zero, the sector length field (n) multiplied by 16 determines the number of bytes in the sector or data field as shown below.


For b = 0

Sector Length Field (Hex)	Number of Bytes in Sector (Decimal)				
01	16				
02	32				
03	48				
04	64				
•	•				
•	•				
•	•				
FF	4080				
00	4096				

Each of the Type II commands also contain a (m) flag which determines if the multiple records (sectors) are to be read or written, depending upon the command. If m=0 a single sector is read or written and an interrupt is generated at the completion of the command. If m=1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD1771 will continue to read or write multiple records and update the sector register until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the command register, which terminated the command and generates an interrupt.


#### **READ COMMAND**

Upon receipt of the Read command, the head is loaded, the BUSY status bit set, and when an ID field is encountered that has the correct track number, correct sector number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 28 bytes of the correct field; if not, the Record Not Found status bit is set and the operation is terminated. When the first character or byte of the data field has been



**TYPE II COMMAND FLOW** 

shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the computer has not read the previous contents of the DR before a new character is transferred that character is lost and the




**TYPE II COMMAND FLOW** 

Lost Data status bit is set. This sequence continues until the complete data field has been input to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a mulltiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bits 5 and 6) as shown below.

Status Bit 6	Status Bit 5	Data AM (Hex)
0	0	FB
0	1	FA
1	0	F9
1	1	F8



TYPE II COMMAND FLOW


#### WRITE COMMAND

Upon receipt of the Write command, the head is loaded (HLD active) and the BUSY status bit is set. When an ID field is encountered that has the correct track number, correct sector number, and correct CRC, a DRQ is generated. The FD1771 counts off 11 bytes from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeros are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the a<sub>1</sub> a<sub>0</sub> field of the command as shown on next page.

The FD1771 then writes the data field and generates DRQs to the computer. If the DRQ is not serviced in

a <sub>1</sub>	a <sub>0</sub>	Data Mark (Hex)	Clock Mark (Hex)
0	0	FB	C7
0	1	FA	C7
1	0	F9	C7
1	1	F8	C7

time for continuous writing the Lost Data status bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte gap of logic ones. The WG output is then deactivated.



**TYPE II COMMAND FLOW** 

#### TYPE III COMMANDS

#### **READ Address**

Upon receipt of the Read Address command, the head is loaded and the BUSY Status bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below.

TRACK	SIDE	SECTOR	SECTOR	CRC	CRC
ADDR	NUMBER	ADDRESS	LENGTH	1	2
1	2	3	4	5	6


Although the CRC characters are transferred to the computer, the FD1771 checks for validity and the CRC error status bit is set if there is a CRC error. The Sector Address of the ID field is written into the Sector Register. At the end of the operation an interrupt is generated and the BUSY Status is reset.

#### READ TRACK

Upon receipt of the Read Track command, the head is loaded and the BUSY status bit is set. Reading starts with the leading edge of the first encountered index mark and continues until the next index pulse. As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. If bit 0(S) of the command is a 0, the accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated.

#### **WRITE TRACK**


Upon receipt of the Write Track command, the head is loaded and the BUSY status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse. at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data status bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address Marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR.



TYPE III COMMAND WRITE TRACK

#### **CONTROL BYTES FOR INITIALIZATION**

DATA PATTERN (HEX)	INTERPRETATION	CLOCK MARK (HEX)
F7	Write CRC Character	FF
F8	Data Address Mark	C7
F9	Data Address Mark	C7
FA	Data Address Mark	C7
FB	Data Address Mark	C7
FC	Index Address Mark	D7
FD	Spare	
FE	ID Address Mark	C7



#### TYPE III COMMAND WRITE TRACK

The Write Track Command will not execute if the DINT input is grounded; instead, the Write Protect status bit is set and the interrupt is activated. Note that one F7 pattern generates two CRC characters.

#### **TYPE IV COMMAND**

#### **Force Interrupt**

This command can be loaded into the command register at any time. If there is a current command under execution (BUSY status bit set), the command will be terminated and an interrupt will be generated when the condition specified in the I<sub>0</sub> through I<sub>3</sub> field is detected. The interrupt conditions are shown below:

I<sub>0</sub>= Not-Ready-To-Ready Transition

I<sub>1</sub> = Ready-To-Not-Ready Transition

1<sub>2</sub> = Every Index Pulse

I<sub>3</sub> = Immediate Interrupt (Requires reset, see Note)

**NOTE:** If  $I_0 - I_3 = 0$ , there is no interrupt generated but the current command is terminated and busy is reset. This is the only command that will clear the immediate interrupt.

#### STATUS DESCRIPTION

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is

reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The format of the Status Register is shown below.

(BITS)							
7	6	5	4	3	2	1	0
S7 S6 S5 S4 S3 S2 S1 S0							

Status varies according to the type of command executed as shown in Table 6.

Table 6. STATUS REGISTER SUMMARY

ВІТ	ALL TYPE I COMMANDS	READ ADDRESS	READ	READ TRACK	WRITE	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	RECORD TYPE	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD ENGAGED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	ID NOT FOUND	RECORD NOT FOUND	0	RECORD NOT FOUND	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

#### STATUS FOR TYPE I COMMANDS

BIT	NAME	MEANING
S7	NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the READY input and logically "ored" with MR.
S6	PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5	HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4	SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3	CRC ERROR	When set, there was one or more CRC errors encountered on an unsuccessful track verification operation. This bit is reset to 0 when updated.
S2	TRACK 00	When set, indicates Read-Write head is positioned to Track 0. This bit is an inverted copy of the TR00 input.
S1	INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0	BUSY	When set, command is in progress. When reset, no command is in progress.

#### STATUS BITS FOR TYPE II AND III COMMANDS

BIT	NAME	MEANING
S7	NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the READY input and "ored" with MR. The TYPE II and III Commands will not execute unless the drive is ready.
S6	RECORD TYPE/ WRITE PROTECT	On Read Record: It indicates the MSB of record-type code from data field address mark. On Read Track: Not Used. On any Write Track: It indicates a Write Protect. This bit is reset when updated.
S5	RECORD TYPE/WRITE FAULT	On Read Record: It indicates the LSB of record-type code from data field address mark. On Read Track: Not Used. On any Write Track: It indicates a Write Fault. This bit is reset when updated.
S4	RECORD NOT FOUND	When set, it indicates that the desired track and sector were not found. This bit is reset when updated.
S3	CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2	LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1	DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Ready operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0	BUSY	When set, command is under execution. When reset, no command is under execution.

## FORMATTING THE DISK (Refer to section on Type III Commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA control with a large amount of memory. When operating under DMA with limited amount of memory, formatting is a more difficult task. This is because gaps as well as data must be provided at the computer interface.

Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command. Upon receipt of the Write Track command, the FD1771 raises the Data Request signal. At this point in time, the user loads the Data Register with desired data to be written on the disk. For every byte of information to be written on the disk, a Data Request is generated. This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the Data Register is written on the disk with a clock mark of (FF)<sub>16</sub>. However, if the FD1771 detects a data pattern on F7 through FE in the Data Register, this is interpreted as data address marks with missing clocks or CRC generation. For

instance, an FE pattern will be interpreted as an ID address mark (DATA-FE, CLK-C7) and the CRC will be initialized. An F7 pattern will generate two CRC characters. As a consequence, the patterns F7 through FE must not appear in the gaps, data fields, or ID fields. Also, CRCs must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 formats with sector lengths of 128,256,512, or 1024 bytes, or may be formatted in non-IBM format with sector lengths of 16 to 4096 bytes in 16-byte increments. IBM 3740 at the present time only defines two formats. One format with 128 bytes/sector and the other with 256 bytes/sector. The next section deals with the IBM 3740 format with 128 bytes/sector followed by a section of non-IBM formats.

#### IBM 3740 Formats — 128 Bytes/Sector

The IBM format with 128 bytes/sector is depicted in the Track Format figure on the following page. In order to create this format, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one data request.

Number of Bytes	Hex Value of Byte Written
40	00 or FF
6	00
1	FC (Index Mark)
<b>•</b> 26	00 or FF
6	00
1	FE (ID Address Mark)
1	Track Number (0 through 4C)
1	00
1	Sector Number (1 through 1A)
1	00
1	F7 (two CRCs written)
11	00 or FF
6	00
1	FB (Data Address Mark)
128	Data (IBM uses E5)
1	F7 (two CRCs written)
27	00 or FF
247 **	00 or FF

<sup>\*</sup>Write bracketed field 26 times.


#### **Non-IBM Formats**

Non-IBM formats are very similar to the IBM formats except a different algorithm is used to ascertain the sector length from the sector length byte in the ID field. This permits a wide range of sector lengths from 16 to 4096 bytes. Refer to Section V, Type II commands with b flag equal to zero. Note that F7 through FE must not appear in the sector length byte of the ID field.

In formatting the FD1771, only two requirements regarding GAP sizes must be met. GAP 2 (i.e., the gap between the ID field and data field) must be 17 bytes of which the last 6 bytes must be zero and that every address mark be preceded by at least one byte of zeros. However, it is recommended that every GAP be at least 17 bytes long with 6 bytes of zeros. The FD1771 does not require the index address mark (i.e., DATA = FC, CLK = D7) and need not be present.

#### References:

- 1) IBM Diskette OEM Information GA21-9190-1.
- SA900 IBM Compatibility Reference Manual Shugart Associates.



TRACK FORMAT

<sup>\*\*</sup>Continue writing until FD1771 interrupts out. Approximately 247 bytes.

#### **ELECTRICAL CHARACTERISTICS**

**Maxium Ratings** 

VDD with respect to VBB (Ground) +20 to -0.3V

Max Voltage to any input with +20 to -0.3V

respect to VBB

Operating Temperature 0°C to 70°C

Storage Temperature -55°C to +125°C **OPERATING CHARACTERISTICS (DC)** 

 $T_A = 0$ °C to 70°C,  $V_{DD} = +12.0V \pm .6V$ ,

 $V_{BB}$  = -5.0 ± .5V,  $V_{SS}$  = 0V,  $V_{CC}$  = +5V ± .25V  $I_{DD}$  = 10 ma Nominal,  $I_{CC}$  = 30 ma Nominal,

IBB = 0.4 µa Nominal

Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
ILI	Input Leakage			10	μА	VIN = VDD
ILO	Output Leakage			10	μΑ	VOUT = VDD
VIH	Input High Voltage	2.6			v	
VIL	Input Low Voltage (All Inputs)			0.8	v	
Voн	Output High Voltage	2.8			v	IO = -100 uA
VOL	Output Low Voltage			0.45	V	io = 1.0 mA

#### TIMING CHARACTERISTICS

TA = 0°C to 70°C,  $V_{DD}$  = +12V ± .6V,  $V_{BB}$  = -5V ± .25V,  $V_{SS}$  = 0V,  $V_{CC}$  = +5V ± .25V

NOTE: Timings are given for 2 MHz Clock. For those timings noted, values will double when chip is operated at 1 MHz. Use 1 MHz when using mini-floppy.

#### **Read Operations**


Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
TSET	Setup ADDR and CS to RE	100			nsec	
THLD	Hold ADDR and CS from RE	10			nsec	
TRE	RE Pulse Width	450			nsec	C <sub>L</sub> = 25 pf
TDRR	DRQ Reset from RE			750	nsec	
TIRR	INTRQ Reset from RE			3000	nsec	
TDACC	Data Access from RE			450	nsec	C <sub>L</sub> = 25 pf
TDOH	Data Hold from RE	50		150	nsec	C <sub>L</sub> = 25 pf


#### **Write Operations**

Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
TSET	Setup ADDR and CS to WE	100			nsec	
THLD	Hold ADDR and CS from WE	10			nsec	
TWE	WE Pulse Width	450	300		nsec	
TDRR	DRQ Reset from WE			750	nsec	
TIRR	INTRQ Reset from WE			3000	nsec	See Note
TDS	Data Setup to WE	350			nsec	
TDH	Data Hold from WE	150			nsec	

#### External Data Separation (XTDS = 0)


Symbol	Characteristic		Тур.	Max.	Units	Conditions
TPWX	Pulse Width Read Data & Read Clock			350	nsec	
TCX	Clock Cycle External				nsec	
TDEX	Data to Clock				nsec	
XDDT	Data to Data Cycle	2500			nsec	





#### **READ ENABLE TIMING**

#### WRITE ENABLE TIMING



#### READ TIMING (XTDS = 0)

### Internal Data Separation ( $\overline{XTDS} = 1$ )


Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
TPWI	Pulse Width Data and Clock	150		1000	nsec	
TCI	Clock Cycle Internal	3500		5000	nsec	


#### **Write Data Timing**

Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
TWGD	Write Gate to Data		1200		nsec	300 nsec ± CLK tolerance
TPWW	Pulse Width Write Data	500		600	nsec	
TCDW	Clock to Data		2000		nsec	± CLK tolerance
TCW	Clock Cycle Write		4000		nsec	± CLK tolerance
TWGH	Write Gate Hold to Data	0		100	nsec	

#### **Miscellaneous Timing**


Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
TCD <sub>1</sub>	Clock Duty	175			nsec	2 MHz ± 1% See Note
TCD <sub>2</sub>	Clock Duty	210			nsec	
TSTP	Step Pulse Output	3800		4200	nsec	\
TDIR	Direct Setup to Step	24			nsec	
TMR	Master Reset Pulse Width	10			nsec	These times doubled
TIP	Index Pulse Width	10			nsec	when CLK = 1 MHz
TWF	Write Fault Pulse Width	10			nsec	





READ TIMING  $(\overline{XTDS} = 1)$ 

**MISCELLANEOUS TIMING** 



**WRITE DATA TIMING** 

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

142

Printed in U.S.A

# WESTERN DIGITAL

### 1771-01 Application Notes

#### INTRODUCTION

The FD1771-01 Floppy Disk Formatter/Controller is a MOS/LSI device designed to ease the task of interfacing the 8" or 5% (mini-floppy) disk drive to a host processor. It is ideally suited for a wide range of microprocessors, providing an 8-bit bi-directional interface to the CPU for all control and data transfers. Requiring standard +  $12,\pm5$ V power supplies, the 1771 is available in ceramic or plastic 40 pin dual-in-line packages.

The 1771 has been designed to be compatible with the IBM 3740 standard. This single-density Frequency Modulated (FM) recording technique, records a clock bit between a data bit serially on each track. Figure 1 illustrates how a HEX "D2" is recorded. Note that when the data bit to be written is zero, no pulse or flux transition is recorded. For the 8" drive. there are 77 tracks, with 26 sectors on each track. Each sector contains 128 bytes of data. Although there is no "standard" format for the mini-floppy, most manufacturers utilize either 35 or 40 tracks per side, wtih 16 sectors of 128 bytes each per track. Both the 8" and 5\%" formats must be soft-sectored, i.e., there are no physical holes to denote sector locations. The hard-sectored disk has been losing popularity, mainly due to the fact that the sector lengths cannot be increased.

Being soft-sector compatible, the 1771 must know where each sector begins on the track. This is performed by using Address Marks. These bytes are recorded on the disk with certain clock pulses missing, and are unique from all other data and gap bytes recorded on the track. Six distinct Address Marks can be used:

Description	Data	Clock Pattern
Index Address Mark	FC	D7
ID Address Mark	FE	C7
Data Address Mark	FB	C7
User defined	FA	C7
User Defined	F9	C7
Deleted Address Mark	F8	C7

The two "User Defined" Address Marks are unique to the 1771, and do not appear in the IBM 3740 standard. These Address Marks can be used to

define the type of data i.e., "object" or "text" data, alternate sector data, or any other purpose the user chooses.

#### PROCESSOR INTERFACE

The 1771 contains five internal registers that can be accessed via the 8-bit DAL lines by the CPU. These registers are used to control the movement of the head, read and write sectors, and perform all other functions at the drive. Regardless of the operation performed, it must be initiated through one or more of these registers. They are selected by a proper binary code on the A0, A1 lines in conjunction with the RE and WE lines when the device is selected. The registers and their addresses are:

cs	Αı	Αo	RE = 0	WE = 0
0	0	0	STATUS REG	COMMAND REG
0	0	1	TRACK REG	TRACK REG
0	1	0	SECTOR REG	SECTOR REG
0	1	1	DATA REG	DATA REG
1	Х	Х	Deselected	Deselected

**Command Register:** This is a write-only register used to send all commands to the 1771.

**Status Register:** This is a read-only register that must be read at the completion of every command to determine whether execution was successful. It may also be used to monitor command execution, and to sense when data is required by the drive for read or write operations.

**Track Register:** This R/W register holds the current position of the R/W head.

**Sector Register:** This R/W register holds the desired sector number for read and write commands.

**Data Register:** This R/W register contains the data to be read or written to a particular sector.

#### **INTERRUPTS**

There are two INTERRUPT lines for CPU use. These are the DRQ (Data Request) and INTRQ (Interrupt Request). These are active high, open drain outputs and require a pull-up resistor of 10K or greater to +5V. Both of these signals also appear in the status register as the Busy (INTRQ) and the data request (DRQ) bits. The user has the option of utilizing these hardware lines for system interrupts, or through

software by polling the status register. The choice is dependent upon the particular microprocessor and support hardware of the system.

**INTRQ:** This line is used to signify the completion of any command. It is reset low when a new command is loaded into the command register, or when the status register is read.

**DRQ:** This line is active high whenever the data register requires servicing. During a read command, it signifies that the data register contains a byte of data from the disk and may be read by the CPU. During a write command, it signifies that the data register is empty and may be loaded with the next byte to be written on the disk. The DRQ line is reset whenever the data register is read or written to. It is also reset when a new command is loaded into the command register, providing the new command is not a Forced Interrupt, and the 1771 is not busy (Busy Bit = 0).

#### WRITE SECTOR

With the use of the WRITE SECTOR command, the CPU can access any desired sector(s) in a track. Prior to loading this command, the R/W head of the drive must be positioned over the specific track. This can be first accomplished with the use of any of the Type I commands. Once positioned, the CPU must load the desired sector number into the sector register, then issue the command. The head will load, and the 1771 will begin searching for the correct ID field. If the correct sector and track is not found within 2 revolutions of the disk, the RECORD-NOT-FOUND bit will be set in the status register. and the command will be terminated. Once found, the 1771 will issue a DRQ in request of the first data byte to be written. Once the data register is loaded, the 1771 will issue a DRQ for each byte to be recorded, until the entire sector is written. For the 8" drive, the user must load the data register 24 microseconds after a DRQ is generated. Failure to meet this time will cause the lost data bit to be set, and a byte of zeros substituted and written on the disk.

#### **READ SECTOR**

The READ SECTOR command functions in much the same way as the WRITE SECTOR command. The sector register must again be loaded with the desired sector number, before the read command can be loaded. After the ID field has been found, the 1771 will begin generating DRQ's, with the data register being loaded with each byte of the sector field. For the 8" drive, the user must read the data register at least 26 microseconds after the DRQ is generated. Failure to meet this time will cause the lost data bit to be set in the status register, while the next assembled byte will overwrite the contents of the data register.

Both the Read and Write sector commands also

contain an "m" flag for accessing multiple sectors. The sector register is incremented internally after each sector is read or written to. Eventually the sector register will exceed the physical number of sectors on the track. The user can either issue the Forced Interrupt command after the last sector, or wait for the 1771 to interrupt out. In the latter case, the RECORD-NOT-FOUND status bit will be set.

#### FLOPPY DISK INTERFACE

For the most part, the actual Floppy Disk Interface will consist mainly of Buffer/Drivers. Most drives manufactured today require an open collector TTL interface, with appropriate resistor terminal networks. Figure 2 shows the interface of the 1771 to a Shugart SA400 Drive. Aside from the data seperator, the interface consists mainly of 7438's and 7414 TTL gates. A 9602 one-shot is used for the desired head load delay. In this illustration, the 6800 microprocessor is used via a 6820 Peripheral Interface Adapter to control all functions of the 1771. Similarly, other parallel port devices (such as the 8255 for 8080 systems) can be used for the interface, or the 1771 may simply be tied directly to the systems data bus and control lines, providing TTL loading factors are observed.

#### **DATA SEPERATION**

The internal DATA SEPERATOR of the 1771 can be used by tying the XTDS line high, and supplying the combined clock and data pulses on the FD data line. In order to maintain an error rate better than 1 in 108, and external data seperator is recommended.

Since the 1771 system clock is at 2 MHz, this allows for a 500 ns resolution. The internal data window will move 500 ns with respect to the incoming data bit. On the inner tracks of the drive, the bit shift is more severe and may occasionally cause a data or clock bit to fall outside of this data window. Since the 1771 will perform up to 5 retries, this error rate may be acceptable for some applications.

When the XTDS line is forced low, the 1771 will accept seperated clock and data on the FDCLOCK and FDDATA lines. Figure 3 illustrates the timing of these signals. The actual FDCLOCK and FDDATA lines may be reversed; the 1771 will determine which line is clock and which is data when an Address Mark is detected. This feature greatly simplifies the design of the data seperator.

Figure 4 illustrates the Phase-Lock Loop method for data seperation. The circuit operates at 8 MHz, or 32 times the frequency of a received bit cell. The MC4024 VCO is used to supply the nominal clock frequency. The first 74LS161 counter provides a divide by 16 frequency and a carry to one side of the MC4044 phase detector. The other input of the MC4044 is tied to another 74LS161 counter which is affected by the incoming data stream. The output of

the phase detector is a signal proportional to the differences of the incoming pulses. This is then fed through a low pass filter, and to the input of the MC4024 to adjust the output frequency. Figures 5 thru 8 illustrate other types of data seperators. These employ the "Counter Seperator" techniques and are quite different from the Phase-Lock-Loop method. With the addition of "One-Shot" delay element or an input clock, most of the complexity of the PPL circuit can be eliminated.




FIGURE 1. FM RECORDING.




FIGURE 2. 1771 TO SHUGART SA400 DRIVE




FIGURE 3. EXTERNAL DATA SEPERATOR TIMING.




FIGURE 4. CIRCUIT PROVIDED COURTESY OF MOTOROLA AND ICOM CORPS.




FIGURE 5. CIRCUIT PROVIDED COURTESY OF PROCESSOR APPLICATIONS LTD.




FIGURE 6.




FIGURE 7. CIRCUIT PROVIDED COURTESY OF ACUTEST CORP.




FIGURE 8. CIRCUIT PROVIDED COURTESY OF SHUGART ASSOCIATES.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

## WESTERN DIGITAL

### FD1781/FD1781-01 Floppy Disk Formatter/Controller

#### **FEATURES**

- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS
- READ MODE
   Single/Multiple Record Read with Automatic
   Sector Search or Entire Track Read
   Selectable 128 Byte or Variable Length Record
- WRITE MODE Single/Multiple Record Write with Automatic Sector Search Entire Track Write for Diskette Initialization
- PROGRAMMABLE CONTROLS
   Selectable Track to Track Stepping Time
   Selectable Head Settling and Head Engage Times
- SYSTEM COMPATIBILITY
   Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status
   DMA or Programmed Data Transfers
   All Inputs and Outputs are TTL Compatible
   On-chip Track and Sector Registers Comprehensive Status Information

#### **APPLICATIONS**

FLOPPY DISK DRIVE INTERFACE
SINGLE OR MULTIPLE DRIVE CONTROLLER/
FORMATTER

NEW MINI-FLOPPY CONTROLLER

#### **GENERAL DESCRIPTION**

The FD1781 is a MOS/LSI device that performs the functions of a Floppy Disk Controller/Formatter. The device is designed to be included in the disk drive electronics, and contains a flexible interface organization that accommodates the interface signals from most drive manufacturers. When in the single density mode the FD1781 is fully IBM-3740 compatible. In the double density mode, the type of encoding scheme is a function of the user's data recovery circuits. In this manner both M²FM or MFM is obtainable.

In Double Density Mode, the FD1781 allows 17 bytes for CAP2, while the FD1781-01 allows 34 bytes for this field. All other gap lengths can be fully defined by the user.

The FD1781 is fabricated in N-channel Silicon Gate MOS technology and is TTL compatible on all inputs and outputs.

ENCODE/

DECODE

DETECT/

GEN

ONE SHOT

(IF USED)

ŏ

P

D

S

D

R

Ė




Figure 1. 1781 SYSTEM BLOCK DIAGRAM

### PIN OUTS

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
20 21 40	POWER SUPPLIES	V <sub>SS</sub> V <sub>CC</sub> V <sub>DD</sub>	Ground + 5V + 12V
19	MASTER RESET	MR	A logic low on this input resets the device and clears the command register. The Not Ready (Status Bit 7) is reset during MR ACTIVE. When MR is brought to a logic high a Restore Command is executed, regardless of the state of the Ready signal from the drive.
COMPUTER			
7-14	DATA ACCESS LINES	DALO-DAL7	Eight bit inverted Bidirectional bus used for transfer of data, control, and status. This bus is a receiver enabled by WE or a transmitter enabled by RE.
3	CHIP SELECT	<u>CS</u>	A logic low on this input selects the chip and enables computer communication with the device.
5,6	REGISTER SELECT LINES	A0,A1	These inputs select the register to receivel transfer data on the DAL lines under RE and WE control:  A1 A0 RE WE  0 0 Status Reg Command Reg 0 1 Track Reg Track Reg 1 0 Sector Reg Sector Reg 1 1 Data Reg Data Reg
4	READ ENABLE	RE	A logic low on this input controls the placement of data from a selected register on the DAL when CS is low.
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when CS is low.
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operation, respectively. Use 10K pull-up resistor to +5.
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion or termination of any operation and is reset when a new command is loaded into the command register. Use 10K pull-up resistor to +5.
24	CLOCK	CLK	This input requires a free-running square wave clock for internal timing reference.
FLOPPY DISI 25	K INTERFACE: ADDRESS MARK DETECT IN	AMIN	Indicates to the FD1781 that an address mark has been detected. The FD1781 assumes the next three data bits defines the type of address mark encountered.
26	INPUT STROBE	INSTR	Indicates that INDATA is VALID.
27	INPUT DATA	INDATA	The external data recovery circuits present INDATA as an input to the FD1781. INDATA must be valid when INSTR is active, see timing.
31	OUTPUT DATA	OTDATA	The FD1781 presents output data and is valid when OTSTR is active.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media. The HLT

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
23	HEAD LOAD TIMING	HLT	input is sampled every 15 nsec. When a logic high is found on the HLT input the head is assumed to be engaged.
15	STEP	STEP	Step and direction motor control. The step output contains a 2 µsec high signal for each step and the direction output is active high when
16 17	DIRECTION OUTPUT STROBE	DIRC OTSTR	stepping in, active low when stepping out.  OTSTR when active indicates when the Output data is valid. The leading edge of OTSTR is centered about the data. (See timing) OTSTR becomes Write Data (WD) when DDEN = 1.
18	ADDRESS MARK OUT	AMOT	AMOT when active informs the external data recovery circuits to write a unique data mark in double density mode. AMOT is valid for three data bits if CLK mark = C7.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read-Write head is positioned between track 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid when writing is to be performed on the diskette.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. A Seek operation is performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT	WF	This input detects writing faults indications from the drive. When WG = 1 and WF goes low the current Write command is terminated and the Write Fault status bit is set. The WF input should be made inactive (high) when WG becomes inactive.
34	TRACK 00	TROO	This input informs the FD1781 that the Read- Write head is positioned over Track 00 when a logic low.
35	INDEX PULSE	₽ P	Input, when low for a minimum of 10 μsec, informs the FD1781 when an index mark is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low terminated the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	DDEN	This pin selects either single or double density operation. When $\overline{DDEN}=0$ , double density is selected. When $\overline{DDEN}=1$ , single density is selected.
22	TEST	TEST	This input is used for testing purposes only and should be tied to $+5V$ or left open by the user.

#### **ORGANIZATION**

The Floppy Disk Formatter block diagram is illustrated above. The primary sections include the parallel processor interface and the Floppy Disk interface.

**Data Shift Register** — This 8-bit register assembles serial data from the Read Data input (INDATA) during Read operations and transfers serial data to the Write Data output during Write operations.

**Data Register** — This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register can be loaded from the DAL and gated onto the DAL under processor control.

Track Register — This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when this device is busy.

Sector Register (SR) — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) — This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the execution of the current command is to be overridden. This latter action results in an interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

**Status Register (STR)** — This 8-bit register holds device Status information. The meaning of the Status bits are a function of the contents of the Command Register. This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic** — This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

**Arithmetic/Logic Unit (ALU)** — The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

**Timing and Control** — All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD1781 has two different modes of operation according to the state of  $\overline{DDEN}$ . When  $\overline{DDEN} = 0$ double density is assumed. When  $\overline{DDEN} = 1$ , single density is assumed. During disk read operations, the user must provide both data recovery and address mark detection circuits external to FD1781 in both single and double density modes. Thus for disk read operations, the user must provide as an input to the FD1781 Data (INDATA) a strobe to indicate when the data is valid (INSTR) and address mark detect (AMIN). During disk write operations and in the double density mode, the FD1781 provides as outputs Data (OTDATA), a strobe to indicate validity (OTSTR) and Address Mark Out (AMOT). During disk write operation and in the single density mode. OTSTR becomes Write Data (WD) which is exactly the same as in the FD1771.

#### PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD1781. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and  $\overline{CS}$  is made low. The least-significant address bits A1 and A0, combined with the signals  $\overline{RE}$  during a Read operation or  $\overline{WE}$  during a Write operation are interpreted as selecting the following registers:

A1-	-A0	READ (RE)	WRITE (WE)		
0	0	Status Register	Command Register		
0	1	Track Register	Track Register		
1	0	Sector Register	Sector Register		
1	1	Data Register	Data Register		




Figure 3. FD1781 BLOCK DIAGRAM

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD1781 and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the Data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

The Lost Data bit and certain other bits in the Status Register will activate the interrupt request (INTRQ). The interrupt line is also activated with normal completion or abnormal termination of all controller operations. The INTRQ signal remains active until reset by reading the Status Register to the processor or by the loading of the Command Register. In addition, the INTRQ is generated if a Force Interrupt command condition is met.

#### **FLOPPY DISK INTERFACE**

The Floppy Disk interface consists of head positioning controls, write gate controls, and data transfers. The Clock (CLK) input is normally a freerunning 2 MHz  $\pm 1\%$  when in the double density mode and 1 MHz  $\pm 1\%$  when in the single density mode. However when using a mini-floppy, the CLK is normally 1 MHz when in double density mode and 1/2 MHz when in the single density mode.

#### **HEAD POSITIONING**

Four commands cause positioning of the Read-Write head (see Command Section). The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step an additional 15 milliseconds of head settling time takes place. The four progammable stepping rates are tabulated below.

The rates (shown in Table 1) can be applied to a Step-Direction Motor through the device interface. **Step** — A 2  $\mu$ s pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output.

**Direction (DIRC)** — The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid  $12 \mu s$  before the first stepping pulse is generated.

When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete. If track comparison is not made but the CRC checks, an interrupt is generated, the Seek Error status (Bit 4) is set and the Busy status bit is preset.

TABLE 1 STEPPING RATES

	LK	2 MHz	1 MHz	1 MHz	1/2 MHz	2 MHz	1 MHz
	EN		1	0	1		
R1	R0	TEST = 1	TEST = 1	TEST = 1	TEST = 1	TEST = 0	TEST = 0
0	0	3 ms	3 ms	6 ms	6 ms	Approx.	Approx.
0	1	6 ms	6 ms	12 ms	12 ms	400 μs	800 µs
1	0	10 ms	10 ms	20 ms	20 ms	,	,
1	1	20 ms	20 ms	40 ms	40 ms		

The Head Load (HDL) output controls the movement of the read/write head against the disk for data recording or retrieval. It is activated at the beginning of a Read, Write (E Flag On) or Verify Operation, or a Seek or Step operation with the head load bit, h, a logic one, and remains activated until the 15th index pulse following the last operation which uses the read/write head. Reading or Writing does not occur until a minimum of 15 msec delay after the HDL signal is made active. If executing the type 2 commands with the E flag off, there is no 15 msec delay and the head is assumed to be engaged. The delay is determined by sampling of the Head Load Timing (HLT) input every 15 msec. A high logic state input, generated from the Head Load output transition and delayed externally, identifies engagement of the head against the disk. In the Seek and Step commands, the head is loaded at the start of the command execution when the h bit is a logic one. In a verify command the head is loaded after stepping to the destination track on the disk whenever the h bit is a logic zero.

#### **DISK READ OPERATION**

The normal sector length for Read or Write operations with the IBM 3740 format is 128 bytes. This

format or binary multiples of 128 bytes will be adopted by setting a logic 1 in Bit 3 of the Read Track and Write Track commands. Additionally, a variable sector length feature is provided which allows an indicator recorded in the ID Field to control the length of the sector. Variable sector lengths can be read or written in Read or Write commands respectively by setting a logic 0 in Bit 3 of the command word. The sector length indicator specifies the number of 16 byte groups or 16 x N, where N is equal to 1 to 256 groups. An indicator of all zeroes is interpreted as 256 sixteen byte groups.

# **DISK WRITE OPERATION**

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD1781 before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD1781 terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

Whenever a Read or Write command is received the FD1781 samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. The Seek or Step commands are performed regardless of the state of the Ready input.

## **COMMAND DESCRIPTION**

The FD1781 will accept and execute eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 2.

## TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contain a rate field (rgr<sub>1</sub>), which determines the stepping motor rate as defined in Table 1, page six.

## TABLE 2 COMMAND SUMMARY

					BI	TS			
TYPE	COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	٧	r1	ro
	Seek	0	0	0	1	h	٧	<b>r</b> 1	ro
ı	Step	0	0	1	u	h	٧	r1	ro
1	Step In	0	1	0	u	h	٧	<b>r</b> 1	ro
1	Step Out	0	1	1	u	h	٧	r1	ro
Н	Read Command	1	0	0	m	b	Ε	0	Ō
Ш	Write Command	1	0	1	m	b	Ε	Χ	a0
111	Read Address	1	1	0	0	0	1	0	0
III	Read Track	1	1	1	0	0	1	0	ร
101	Write Track	1	1	1	1	0	1	0	0
IV	Force Interrupt	1	1	0	1	lз	12	11	10

X = Don't care

## TABLE 3 FLAG SUMMARY

TYPE I
h = Head Load Flag (Bit 3)
h = 1, Load head at beginning h = 0, Do not load head at beginning
V = Verify flag (Bit 2)
V = 1, Verify on last track V = 0, No verify
r <sub>1</sub> r <sub>0</sub> = Stepping motor rate (Bits 1-0)
Refer to Table 1 for rate summary
u = Update flag (Bit 4)
u = 1, Update Track register $u = 0$ , No update

# TABLE 4 FLAG SUMMARY

TYPE II
m = Multiple Record flag (Bit 4)
m = 0, Single Record
m = 1, Multiple Records
b = Block length flag (Bit 3)
b = 1, IBM format (128 to 1024 bytes)
b = 0, Non-IBm format (16 to 4096 bytes)
a <sub>0</sub> = Data Address Mark (Bit 0)
a <sub>0</sub> = 0, FB (Data Mark)
a <sub>0</sub> = 1, F8 (Deleted Data Mark)

TYPE III

# TABLE 5 FLAG SUMMARY

s = Synchronize flag (Bit 0)
<ul> <li>S̄ = 0, Synchronize to AM</li> <li>S̄ = 1, Do Not Synchronize to AM</li> </ul>
TYPE IV
li = Interrupt Condition flags (Bits 3-0)
I0 = 1, Not Ready to Ready Transition I1 = 1, Ready to Not Ready Transition I2 = 1, Index Pulse I3 = 1, Immediate interrupt
E = Enable HLD and 10 msec Delay
E = 1, Enable HLD, HLT and 15 msec Delay E = 0, Head is assumed Engaged and there is no 15 msec Delay

The Type I Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If h=1, the head is loaded at the beginning of the command (HLD output is made active). If h=0, HLD is deactivated. Once the head is loaded, the head will remain engaged until the FD1781 receives a command that specifically disengages the head. If the FD1781 does not receive any commands after two revolutions of the disk, the head will be automatically disengaged (HLD made inactive). The Head Load Timing Input is sampled after a 15 ms delay, when reading or writing on the disk is to occur.

The Type I Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If V=1, a verification is performed, if V=0, no verification is performed.

During verification, the head is loaded and after an internal 15 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the ID field is then compared to the Track Register; if there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the Busy status bit is reset. If there is not a match but there is valid ID CRC, an interrupt is generated, the Seek Error status bit (Status bit 4) is set and the Busy status bit is reset. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after four revolutions of the disk, the FD1781 terminates the operation and sends an interrupt, (INTRQ).

The Step, Step-In, and Step-Out commands contain an Update flag (U). When U=1, the track register is updated by one for each step. When U=0, the track register is not updated.




Figure 4. TYPE I COMMAND FLOW

## **RESTORE (SEEK TRACK 0)**

Upon receipt of this command the Track 00 (TR00) input is sampled. If TR00 is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If TR00 is not active low, stepping pulses (pins 15 to 16) at a rate specified by the rarn field are issued until the TR00 input is activated. At this time the TR is loaded with zeroes and an interrupt is generated. If the TR00 input does not go active low after 255 stepping pulses, the FD1781 terminates operation, interrupts, and sets the Seek error status bit. Note that the Restore command is executed when MR goes from an active to an inactive state. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command.

#### **SEEK**

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD1781 will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the data register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

## **STEP**

Upon receipt of this command, the FD1781 issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the r<sub>1</sub>r<sub>0</sub> field, a verification takes place if the V flag is on. If the u flag is on, the TR is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

# STEP-IN

Upon receipt of this command, the FD1781 issues one stepping pulse in the direction towards track 76. If the u flag is on, the Track Register is incremented by one. After a delay determined by the r<sub>1</sub>r<sub>0</sub> field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

## STEP-OUT

Upon receipt of this command, the FD1781 issues one stepping pulse in the direction towards track 0. If




Figure 5. TYPE I COMMAND FLOW

the u flag is on, the TR is decremented by one. After a delay determined by the r<sub>1</sub>r<sub>0</sub> field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

## **TYPE II COMMANDS**

The Type II Commands include the Read Sector (s) and Write Sector (s) commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II Command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is assumed to be engaged and there is no 15 msec delay. The ID field and Data Field format are shown on page 11.

When an ID field is located on the disk, the FD1781 compares the Track Number of the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD1781 must find an ID field with a Track number, Sector number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.


Each of the Type II Commands contain a (b) flag which in conjunction with the sector length field contents of the ID determines the length (number of characters) of the Data field.

For IBM 3740 compatibility, the b flag should equal 1. The numbers of bytes in the data field (sector) is then  $128 \times 2^n$  where n = 0,1,2,3.

For b = 1

Number of Bytes in Sector (decimal)
128
256
512
1024

When the b flag equals zero, the sector length field (n) multiplied by 16 determines the number of bytes in the sector or data field as shown on page 11.



NOTE: IF TEST-0, THERE IS NO 15MS DELAY. IF TEST-1 ANC CLK-1 MHz. THERE IS 30MS DELAY.

Figure 6. TYPE I COMMAND FLOW

For b = 0

Sector Length Field (hex)	Number of Bytes in Sector (decimal)
01	16
02	32
03	48
04	64
•	•
•	•
•	•
FF	4080
00	4096

Each of the Type II Commands also contain a (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m = 0 a single sector is read or written and an interrupt is generated at the completion of the command. If m = 1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD1781 will continue to read or write multiple records and update the sector register until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminated the command and generates an interrupt.

## **READ COMMAND**

Upon receipt of the Read command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bits 5) as shown below:

STATUS BIT 5	DATA 1	DATA 2	DATA 3
1	0	0	0
0	0	1	1

#### WRITE COMMAND

Upon receipt of the Write command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, and correct CRC, a DRQ is generated. The FD1781 counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeros in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the a<sup>0</sup> field of the command as shown below:

<b>a</b> º	DATA 1	DATA 2	DATA 3
1	0	0	0
<u> </u>	0	11	1

The FD1781 then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte gap of logic ones. The WG output is then deactivated.

		ID	TRACK		SECTOR	SECTOR	CRC	CRC		DATA			
1	GAP	AM	NUMBER	ZEROS	NUMBER	LENGTH	1	2	GAP	AM	DATA FIELD	1	2
					ID FIELD					DATA	FIELD		

 $IDAM = ID Address Mark - DATA = (FE)_{16} CLK = (C7)_{16}$ Data AM = Data Address Mark - DATA = (F8 or FB), CLK = (C7)\_{16}




Figure 7. TYPE II COMMAND

Figure 8. TYPE II COMMAND






Figure 9. TYPE II COMMAND

Figure 10. TYPE II COMMAND





NOTE: IF TEST-0, THERE IS NO 15MS DELAY, IF TEST-1 AND CLK-1 MHz. THIS IS A 30MS DELAY.

Figure 11. TYPE III COMMAND WRITE TRACK

## **TYPE III COMMANDS**

## **READ ADDRESS**

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK ADDR	ZEROS	SECTOR ADDRESS			CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD1781 checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register. At the end of the operation an interrupt is generated and the Busy Status is reset.

## **READ TRACK**

Upon receipt of the Read Track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index mark and continues until the next index pulse.

As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. If bit 0 (S) of the command is a 0, the accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated.

#### WRITE TRACK

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR.

## CONTROL BYTES FOR INITIALIZATION

DATA PATTERN (HEX)	INTERPRETATION	CLOCK MARK* (HEX)
F7	Write CRC Char.	FF
F8	Deleted Data Addr. Mark	C7
FB	Data Addr. Mark	C7
FC	Index Addr. Mark	D7
FD	Spare	
FE	ID Addr. Mark	C7

<sup>\*</sup>Single density only

DATA 1	DATA 2	DATA 3	TYPE OF ADDRESS MARK
0	0	0	Deleted Data Mark
0	1	1	Data Mark
1	0	0	Index Address Mark
1	0	1	Undefined
1	1	0	ID Address Mark
1	1	11	Undefined




Figure 12. TYPE III COMMAND WRITE TRACK

#### TYPE IV COMMAND

## **FORCE INTERRUPT**

This command can be loaded into the command register at any time. If there is a current command under execution (Busy Status Bit set), the command will be terminated and an interrupt will be generated when the condition specified in the In through Is field is detected. The interrupt conditions are shown below:

I<sub>0</sub> = Not-Ready-To-Ready Transition I<sub>1</sub> = Ready-To-Not-Ready Transition

l<sub>2</sub> = Every Index Pulse 13 = Immediate Interrupt

**NOTE:** If 10-13 = 0, there is no interrupt generated but the current command is terminated and

busy is reset.

## STATUS DESCRIPTION

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The format of the Status Register is shown below:

7	6	5	4	3	2	1	0
S7	S6	S5	S4	S3	S2	S1	S0

Status varies according to the type of command executed as shown in Table 6.

TABLE 6 STATUS REGISTER SUMMARY

ВІТ	ALL TYPE I COMMANDS	READ ADDRESS	READ	READ TRACK	WRITE	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD ENGAGED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	ID NOT FOUND	RECORD NOT FOUND	0	RECORD NOT FOUND	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

## STATUS FOR TYPE I COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	When set, there was one or more CRC errors encountered on an unsuccessful track verification operation. This bit is reset to 0 when updated.
S2 TRACK 00	When set, indicates Read Write head is positioned to Track 0. This bit is an inverted copy of the TR00 input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. On Read Track: Not Used. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND	When set, it indicates that the desired track and sector were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.

## FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

THE DITE EAD TYPE II AND TYPE III CAMMANDE

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA control with a large amount of memory. When operating under DMA with limited amount of memory, formatting is a more difficult task. This is because gaps as well as data must be provided at the computer interface.

Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command. Upon receipt of the Write Track command, the FD1781 raises the data request signal. At this point in time, the user loads the data register with desired data to be written on the disk. For every byte of information to be written on the disk, a data request is generated. This sequence continues from one index mark to the next index mark, Normally, whatever data pattern appears in the data register is written on the disk with a clock mark of (FF)<sub>16</sub>. However, if the FD1781 detects a data pattern on F7 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation. For instance, an FE pattern will be interpreted as an ID address mark (DATA-FE, CLK-C7) and the CRC will be initialized. An F7 pattern will generate two CRC characters. As a consequence, the patterns F7 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by a F7 pattern.

Disks may be formatted in IBM 3740 formats with sector lengths of 128, 256, 512, or 1024 bytes, or may be formatted in non-IBM 3740 with sectors length of 16 to 4096 bytes in 16 byte increments. IBM 3740 at

the present time only defines two formats. One format with 128 bytes/sector and the other with 256 bytes/sector. The next section deals with the IBM 3740 format with 128 bytes/sector and the following section details non-IBM formats.

## IBM 3740 FORMATS — 128 BYTES/SECTOR

Shown in Figure 13, is the IBM format with 128 bytes/sector. In order to format this format, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
40	00 or FF
6	00
1	FC (Index Mark)
_26	00 or FF
*	00
1	FE (ID Address Mark)
1	Track Number
1	00
1	Sector Number (1 thru 1A)
1	00
1	F7 (2 CRC's written)
11	00 or FF
6	00
1	FB (Data Address Mark)
128	Data (IBM uses E5)
1	F7 (2 CRC's written)
_ 27	00 or FF
247**	00 or FF

<sup>\*</sup>Write bracketed field 26 times

<sup>\*\*</sup>Continue writing until FD1781 interrupts out. Approx. 247 bytes.




Figure 13. IBM 3740 TRACK FORMAT

## **NON-IBM FORMATS**

Non-IBM formats are very similar to the IBM formats except a different algorithm is used to ascertain the sector length from the sector length byte in the ID field. This permits a wide range of sector lengths from 16 to 4096 bytes. Refer to Section V, Type II Commands with b flag equal to zero. Note that F7 thru FE must not appear in the sector length byte of the ID field.

In formatting the FD1781, only two requirements regarding GAP sizes must be met. GAP 2 (i.e., the gap between the ID field and data field) must be 17 bytes of which the last 6 bytes must be zeros in single density mode, and 34 bytes of which the last 12 bytes must be zeros in double density mode. For the FD1781-01, these byte counts for GAP2 are doubled.

The FD1781 does not require the index address mark (i.e., DATA = FC, CLK = D7) and it need not be present.

## **REFERENCES:**

- 1. IBM Diskette OEM Information GA21-9190-1
- 2. SA900 IBM Compatibility Reference Manual Shugart Associates.

# **ELECTRICAL CHARACTERISTICS**

# **MAXIMUM RATINGS**

VDD With Respect to VSS (Ground) ... + 15 to - 0.3V Max. Voltage to Any Input With

Respect to VSS  $\dots$  + 15 to -0.3V Operating Temperature  $\dots$  0°C to 70°C Storage Temperature  $\dots$  -55°C to +125°C

## **OPERATING CHARACTERISTICS (DC)**

 $T_A = 0$ °C to 70°C,  $V_{DD} = +12.0V \pm .6V$ ,  $V_{SS} = 0V$ ,  $V_{CC} = +5V \pm .25V$ 

 $V_{DD} = 10$  ma Nominal,  $V_{CC} = 30$  ma Nominal

DC characteristics  $T_A = 0^{\circ}C$  to  $50^{\circ}C$ ;  $V_{DD} = 12V \pm .6V$ ,  $V_{SS} = 0V$ ,  $V_{CC} = 5V \pm .25V$ 

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
ILI	Input Leakage			10	μΑ	VIN = VDD
ILO	Output Leakage		1	10	μА	VOUT = VDD
VΪΗ	Input High Voltage	2.6			'v	001 100
VIL	Input Low Voltage (All Inputs)		ı	0.8	V	
VOH	Output High Voltage	2.8		]	V	$I_{O} = -100 \mu A$
V*OL	Output Low Voltage			0.45	٧	IO = 1.6 mA

NOTE: Vol ≤ .4V when interfacing with low Power Schottky parts (10 < 1 ma)

# **TIMING CHARACTERISTICS**

 $T_A = 0$ °C to 50°C,  $V_{DD} = +12V \pm .6V$ ,  $V_{SS} = 0V$ ,  $V_{CC} = +5V \pm .25V$ 


NOTE: Timings are given for 2 MHz Clock. For those timings noted, values will double when chip is operated at 1 MHz.

#### **READ OPERATIONS**

SYMBOL.	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
TSET	Setup ADDR & CS to RE	100			nsec	
THLD	Hold ADDR & CS from RE	10			nsec	
TRE	RE Pulse Width	500			nsec	$C_L = 25 pf$
TDRR	DRQ Reset from RE			500	nsec	
TIRR	INTRQ Reset from RE		500	3000	nsec	
TDACC	Data Access from RE			350	nsec	$C_L = 25  pf$
TDOH	Data Hold From RE	50		150	nsec	$C_L = 25  pf$

<sup>\*</sup>except WG, where VoL ≤ .5 volts.

# **READ ENABLE TIMING**




NOTE: 1.  $\overline{\text{CS}}$  MAY BE PERMANENTLY TIED LOW IF DESIRED. 2. FOR READ TRACK COMMAND. THIS TIME MAY BE 6\* TO 16\*  $\mu$ SEC WHEN S = 0. \*TIME DOUBLES WHEN CLK-1 MHz.

# **WRITE OPERATIONS**

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
TSET	Setup ADDR & CS to WE	100			nsec	
THLD	Hold ADDR & CS from WE	10			nsec	
TWE	WE Pulse Width	350			nsec	
TDRR	DRQ Reset from WE			500	nsec	
TIRR	INTRQ Reset from WE		500	3000	nsec	See Note
TDS	Data Setup to WE	250			nsec	
TDH	Data Hold from WE	20			nsec	


## WRITE ENABLE TIMING




NOTE: 1.  $\overline{\text{CS}}$  MAY BE PERMANENTLY TIED LOW IF DESIRED.

2. WHEN WRITING DATA INTO SECTOR, TRACK, OR DATA REGISTER, USER CANNOT READ THIS REGISTER UNTIL AT LEAST 8 µSEC AFTER THE RISING EDGE OF  $\overline{\text{WE}}$ . WHEN WRITING INTO THE COMMAND REGISTER STATUS IS NOT VALID UNTIL SOME 12 µSEC LATER. THESE TIMES ARE

DOUBLED WHEN CLK = 1 MHz.
\*TIME DOUBLES WHEN CLOCK = 1 MHz.






# **MISCELLANEOUS TIMING:**

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS	
TCD <sub>1</sub>	Clock Duty	175			nsec	2 MHz ± 1% See Note	
TCD <sub>2</sub>	Clock Duty	210			nsec		
TSTP	Step Pulse Output	2000			nsec	h	
TDIR	Dir Setup to Step	12			μsec		
TMR	Master Reset Pulse Width	5			μsec	These times doubled	
TIP	Index Pulse Width	5			μsec	when CLK = 1 MHz	
TWF	Write Fault Pulse Width	5			μsec		

## **MISCELLANEOUS TIMING**



See page 725 for ordering information.

# WESTERN DIGITAL

# C O R P O R A T / O M

# FD179X-02

# Floppy Disk Formatter/Controller Family

#### **FEATURES**

- TWO VFO CONTROL SIGNALS RG & VFOE
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS

IBM 3740 Single Density (FM)
IBM System 34 Double Density (MFM)
Non IBM Format for Increased Capacity

- READ MODE
  - Single/Multiple Sector Read with Automatic Search or Entire Track Read
  - Selectable 128, 256, 512 or 1024 Byte Sector Lengths
- WRITE MODE
  - Single/Multiple Sector Write with Automatic Sector Search
  - Entire Track Write for Diskette Formatting
- SYSTEM COMPATIBILITY
  - Double Buffering of Data 8 Bit Bi-Directional Bus for Data, Control and Status

DMA or Programmed Data Transfers
All Inputs and Outputs are TTL Compatible
On-Chip Track and Sector Registers/Comprehensive
Status Information


- PROGRAMMABLE CONTROLS Selectable Track to Track Stepping Time Side Select Compare
- INTERFACES TO WD1691 DATA SEPARATOR
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
- FD1792/4 IS SINGLE DENSITY ONLY
- FD1795/7 HAS A SIDE SELECT OUTPUT

## 179X-02 FAMILY CHARACTERISTICS

FEATURES	1791	1792	1793	1794	1795	1797
Single Density (FM)	Х	Х	Х	Х	Х	Х
Double Density (MFM)	Х		Х		Х	Х
True Data Bus			Х	Х		X
Inverted Data Bus	Х	Х			X	
Write Precomp	Х	Х	Х	Х	Х	Х
Side Selection Output					Х	Х

## **APPLICATIONS**

8" FLOPPY AND 51/4" MINI FLOPPY CONTROLLER SINGLE OR DOUBLE DENSITY CONTROLLER/FORMATTER



FD179X SYSTEM BLOCK DIAGRAM

# PIN OUTS

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION				
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.				
19	MASTER RESET	MR	A logic low (50 microseconds min.) on this input resets the device and loads HEX 03 into the command register. The N Ready (Status Bit 7) is reset during MR ACTIVE. When MR brought to a logic high a RESTORE Command is execute regardless of the state of the Ready signal from the driv Also, HEX 01 is loaded into sector register.				
20	POWER SUPPLIES	Vss	Ground				
21		<b>V</b> cc	+5V ±5%				
<b>,</b> 40		V <sub>DD</sub>	+ 12V ±5%				
COMPUTE	I ER INTERFACE:						
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when $\overline{\text{CS}}$ is low.				
3	CHIP SELECT	CS	A logic low on this input selects the chip and enable computer communication with the device.				
4	READ ENABLE	RE	A logic low on this input controls the placement of data from selected register on the DAL when $\overline{\text{CS}}$ is low.				
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/transfer data on the DAL lines under RE and WE control:				
			CS         A1         A0         RE         WE           0         0         0         Status Reg         Command Reg           0         0         1         Track Reg         Track Reg           0         1         0         Sector Reg         Sector Reg           0         1         1         Data Reg         Data Reg				
7-14	DATA ACCESS LINES	DALO-DAL7	Eight bit Bidirectional bus used for transfer of data, control, and status. This bus is receiver enabled by WE or transmitter enabled by RE. Each line will drive 1 standard TTL load.				
24	CLOCK	CLK	This input requires a free-running 50% duty cycle square wave clock for internal timing reference, 2 MHz ± 1% for 8" drives, 1 MHz ± 1% for mini-floppies.				
38	DATA REQUEST	DRQ	This open drain output indicates that the DR contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write operations, respectively. Use 10K pull-up resistor to +5.				
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K pull-up resistor to +5.				
FLOPPY D	DISK INTERFACE:						
15	STEP	STEP	The step output contains a pulse for each step.				
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.				
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occuring while Early is active (high) should be shifted early for write precompensation.				
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.				

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated steppers.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged. It is typically derived from a 1 shot triggered by HLD.
25	READ GATE (1791, 1792, 1793, 1794)	RG	This output is used for synchronization of external data separators. The output goes high after two Bytes of zeros in single density, or 4 Bytes of either zeros or ones in double density operation.
25	SIDE SELECT OUTPUT (1795, 1797)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When $U=1$ , SSO is set to a logic 1. When $U=0$ , SSO is set to a logic 0. The SSO is compared with the side information in the Sector I.D. Field. If they do not compare Status Bit 4 (RNF) is set. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
27	RAW READ	RAW READ	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.
31	WRITE DATA	WD	A 200 ns (MFM) or 500 ns (FM) output pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT VFO ENABLE	WF/VFOE	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1795/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1791/3, VFOE will remain low until the end of the Data Field. This pin has an internal 100K Ohm pull-up resistor.
34	TRACK 00	TROO	This input informs the FD179X that the Read/Write head is positioned over Track 00.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION				
35	INDEX PULSE	ĪΡ	This input informs the FD179X when the index hole is encountered on the diskette.				
36	WRITE PROTECT WPRT		This input is sampled whenever a Write Command is received A logic low terminates the command and sets the Write Protect Status bit.				
37	DOUBLE DENSITY	DDEN	This input pin selects either single or double density operation. When $\overline{\text{DDEN}} = 0$ , double density is selected. When $\overline{\text{DDEN}} = 1$ , single density is selected. This line must be left open on the 1792/4.				

#### **GENERAL DESCRIPTION**

The FD179X are N-Channel Silicon Gate MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bi-directional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is TTL compatible on all inputs and outputs. The outputs will drive ONE TTL load or three LS loads. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

The 1795/7 has a side select output for controlling double sided drives, and the 1792 and 1794 are "Single Density Only" versions of the 1791 and 1793 respectively. On these devices, DDEN must be left open.

## **ORGANIZATION**

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

**Data Shift Register** — This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

**Data Register** — This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register — This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

Sector Register (SR) — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) — This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

**Status Register (STR)** — This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.


**CRC Logic** — This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit

**Arithmetic/Logic Unit (ALU)** — The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

**Timing and Control** — All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD179X has two different modes of operation according to the state of  $\overline{\text{DDEN}}$ . When  $\overline{\text{DDEN}}=0$  double density (MFM) is assumed. When  $\overline{\text{DDEN}}=1$ , single



FD179X BLOCK DIAGRAM

density (FM) is assumed. 1792 & 1794 are single density only.

**AM Detector** — The address mark detector detects ID, data and index address marks during read and write operations.

## PROCESSOR INTERFACE

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the FD179X. The DAL are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable (RE) are active (low logic state) or act as input receivers when CS and Write Enable (WE) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and  $\overline{\text{CS}}$  is made low. The address bits A1 and A0, combined with the signals  $\overline{\text{RE}}$  during a Read operation or  $\overline{\text{WE}}$  during a Write operation are interpreted as selecting the following registers:

A1	- A0	READ (RE)	WRITE (WE)
0	0	Status Register	Command Register
0	1	Track Register	Track Register
1	0	Sector Register	Sector Register
1 _	1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data

Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

The 179X has two modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density.

## **GENERAL DISK READ OPERATIONS**

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by the fourth byte in the "ID" field.

Sector Le	Sector Length Table*						
Sector Length	Number of Bytes						
Field (hex)	in Sector (decimal)						
00	128						
01	256						
02	512						
03	1024						

\*1795/97 may vary — see command summary.

The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of tracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table)

For read operations in 8" double density the FD179X requires RAW READ Data (Pin 27) signal which is a 200 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) on 1791/92/93/94 which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM. RG is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes.

During read operations (WG = 0), the VFOE (Pin 33) is provided for phase lock loop synchronization. VFOE will go active low when:

- a) Both HLT and HLD are True
- b) Settling Time, if programmed, has expired
- c) The 179X is inspecting data off the disk

If WF/VFOE is not used, leave open or tie to a 10K resistor to +5.

#### **GENERAL DISK WRITE OPERATION**

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the FD179X terminates the current command, and sets the Write Fault bit (bit 5) in the Status Word. The Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM ( $\overline{\text{DDEN}} = 1$ ) and 200 ns pulses in MFM ( $\overline{\text{DDEN}} = 0$ ). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written EARLY. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats.

## READY

Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

# **COMMAND DESCRIPTION**

The FD179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 1.

# TABLE 1. COMMAND SUMMARY

A. Commands for Models: 1791, 1792, 1793, 1794

B.	Commands for Models: 1795 1797

					Bi	its				Į.			Bi	ts			
уре	Command	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
ı	Restore	0	0	0	0	h	٧	r <sub>1</sub>	ro	0	0	0	0	h	٧	r <sub>1</sub>	ro
-1	Seek	0	0	0	1	h	٧	r <sub>1</sub>	r <sub>0</sub>	0	0	0	1	h	٧	r <sub>1</sub>	ro
]	Step	0	0	1	Т	h	٧	r <sub>1</sub>	ro	0	0	1	Т	h	٧	r <sub>1</sub>	ro
1 3	Step-In	0	1	0	Υ	h	٧	r <sub>1</sub>	ro	0	1	0	Т	h	٧	r <sub>1</sub>	ro
1	Step-out	0	1	1	T.	h	٧	r <sub>1</sub>	ro	0	_1	1	T	h	V	r <sub>1</sub>	r0
- II	Read Sector	1	0	0	m	S	E	С	0	1	0	0	m	L	E	U	0
	Write Sector	1	0	1	m	S	E	C	_a0	1	0	_ 1	m	L	E	U	a0
Ш	Read Address	1	1	Ū	0	0	Ε	0	0	1	1	0	0	0	E	U	0
111	Read Track	1	1	1	0	0	Ε	0	Ó	1	1	1	0	0	Ε	U	0
111	Write Track	1	1	1	1	0	E	0	0	1	1	1	1	0	<u> </u>	U	0
IV	Force Interrupt		1	0	7	13	12	11	10	1	1	0	1	lg	12	11	lO

## **FLAG SUMMARY**

# **TABLE 2. FLAG SUMMARY**

Command Type	Bit No(s)		Description					
1	0, 1	r1 r0 = Stepping Motor Rate See Table 3 for Rate Summary	у					
1	2	V = Track Number Verify Flag	V = 0, No verify V = 1, Verify on destination track					
ì	3	h = Head Load Flag	h = 1, Load head at beginning h = 0, Unload head at beginning					
1	4	T = Track Update Flag	T = 0, No update T = 1, Update track register					
	0	a <sub>0</sub> = Data Address Mark	a <sub>0</sub> = 0, FB (DAM) a <sub>0</sub> = 1, F8 (deleted DAM)					
11	1	C = Side Compare Flag	C = 0, Disable side compare C = 1, Enable side compare					
II & III	1	U = Update SSO	U = 0, Update SSO to 0 U = 1, Update SSO to 1					
11 & 111	2	E = 15 MS Delay	E = 0, No 15 MS delay E = 1, 15 MS delay					
II	3	S = Side Compare Flag	S = 0, Compare for side 0 S = 1, Compare for side 1					
li .	3	L = Sector Length Flag	LSB's Sector Length in ID Field 00 01 10 11 L = 0 . 256 512 1024 128					
			L = 0 256 512 1024 128 L = 1 128 256 512 1024					
H	4	m = Multiple Record Flag m = 0, Single record m = 1, Multiple records						
IV	0-3	Ix = Interrupt Condition Flags I0 = 1 Not Ready To Ready Transition I1 = 1 Ready To Not Ready Transition I2 = 1 Index Pulse I3 = 1 Immediate Interrupt, Requires A Reset I3-I0 = 0 Terminate With No Interrupt (INTRQ)						

<sup>\*</sup>NOTE: See Type IV Command Description for further information.

#### TYPE I COMMANDS

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (ro r1), which determines the stepping motor rate as defined in Table 3.

A 2  $\mu$ s (MFM) or 4  $\mu$ s (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output. The chip will step the drive in the same direction it last stepped unless the command changes the direction.

The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12  $\mu$ s before the first stepping pulse is generated.

The rates (shown in Table 3) can be applied to a Step-Direction Motor through the device interface.

**TABLE 3. STEPPING RATES** 

CI	_K	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
00	EN	0	1	0	1	x	×
R1	R0	TEST=1	TEST=1	TEST=1	TEST=1	TEST=0	TEST=0
0	0	3 ms	3 ms	6 ms	6 ms	184 <i>µ</i> s	368µs
0	1	6 ms	6 ms	12 ms	12 ms	190µs	380µs
1	0	10 ms	10 ms	20 ms	20 ms	198μs	396μs
1	1	15 ms	15 ms	30 ms	30 ms	208μs	416μs

After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If  $\overline{\text{TEST}} = 0$ , there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.


When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by settling bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation.



The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated. If V = 0, no verification is performed.

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



**HEAD LOAD TIMING** 

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as status Bit 5 in Type I status.

In summary for the Type I commands: if h=0 and V=0, HLD is reset. If h=1 and V=0, HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If h=0 and V=1, HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If h=1 and V=1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to occur.


For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.


## RESTORE (SEEK TRACK 0)

Upon receipt of this command the Track 00 ( $\overline{\text{TR00}}$ ) input is sampled. If  $\overline{\text{TR00}}$  is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If  $\overline{\text{TR00}}$  is not active low, stepping pulses (pins 15 to 16) at a rate specified by the r1 r0 field are issued until the  $\overline{\text{TR00}}$  input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the  $\overline{\text{TR00}}$  input does not go active low after 255 stepping pulses, the FD179X terminates operation, interrupts, and sets the Seek error status bit, providing the V flag is set. A verification operation also takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when  $\overline{\text{MR}}$  goes from an active to an inactive state and that the DRQ pin stays low.

## **SEEK**

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of





TYPE I COMMAND FLOW

the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.

## **STEP**

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the r1r0 field, a verification takes place if the V flag is on. If the U flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

## STEP-IN

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76. If the U

## TYPE I COMMAND FLOW


flag is on, the Track Register is incremented by one. After a delay determined by the <sup>r</sup>1<sup>r</sup>0 field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-OUT

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the U flag is on, the Track Register is decremented by one. After a delay determined by the <sup>r1f0</sup> field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### **EXCEPTIONS**

On the 1795/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.




TYPE I COMMAND FLOW

## **TYPE II COMMANDS**

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 msec delay. The ID field and Data Field format are shown on page 13.

When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next encountered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is

then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.




TYPE II COMMAND

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m=0, a single sector is read or written and an interrupt is generated at the completion of the command. If m=1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next

record. The FD179X will continue to read or write multiple records and update the sector register in numerical ascending sequence until the sector register exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

For example: If the FD179X is instructed to read sector 27 and there are only 26 on the track, the sector register exceeds the number available. The FD179X will search for 5 disk revolutions, interrupt out, reset busy, and set the record not found status bit.

The Type II commands for 1791-94 also contain side select compare flags. When C=0 (Bit 1) no side comparison is made. When C=1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag (Bit 3). If the S flag compares with the side number recorded in the ID field, the FD179X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.




The Type II and III commands for the 1795-97 contain a side select flag (Bit 1). When U=0, SSO is updated to 0. Similarly, U=1 updates SSO to 1. The chip compares the SSO to the ID field. If they do not compare within 5 revolutions the interrupt line is made active and the RNF status bit is set.


The 1795/7 READ SECTOR and WRITE SECTOR commands include a 'L' flag. The 'L' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatability, the 'L' flag should be set to a one.

#### **READ SECTOR**

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address



TYPE II COMMAND



TYPE II COMMAND

Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte: if not, the ID field is searched for and verified again followed by the Data Address Mark search. If after 5 revolutions the DAM cannot be found, the Record Not Found status bit is set and the operation is terminated. When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown:

<b>STATUS</b>	
BIT 5	

- 1 Deleted Data Mark
- 0 Data Mark

#### WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeroes in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the <sup>a</sup>() field of the command as shown below:

a <sub>0</sub>	Data Address Mark (Bit 0)				
1	Deleted Data Mark				
0	Data Mark				

The FD179X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeroes is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated. For a 2 MHz clock the INTRQ will set 8 to  $12\,\mu\text{sec}$  after the last CRC byte is written. For partial sector writing, the proper method is to write the data and fill the balance with zeroes. By letting the chip fill the zeroes, errors may be masked by the lost data status and improper CRC Bytes.

## TYPE III COMMANDS

## **READ ADDRESS**

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK	SIDE	SECTOR	SECTOR	CRC	CRC
ADDR	NUMBER	ADDRESS	LENGTH	1	2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register so that a comparison can be made by the user. At the end of the operation an interrupt is generated and the Busy Status is reset.

## **READ TRACK**

Upon receipt of the READ track command, the head is loaded, and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. All Gap, Header, and data bytes are assembled and transferred to the data register and DRQ's are generated for each byte. The accumulation of bytes is synchronized to each address mark encountered. An interrupt is generated at the completion of the command.

This command has several characteristics which make it suitable for diagnostic purposes. They are: the Read Gate

ENTER WRITE TRACK YES SET BUSY, RESET DRQ LOST DATA, STATUS BITS 4, 5 INTRQ RESET BUSY YES SET HLD COPY 'S' FLAG TO SSO LINE (1795/7 ONLY) NO YES NO YES YES NO YES DR TO DSB TG43 UPDATE SET DRO INTRO RESET BUSY SET WPRT WPRT = 0 NO SET DRQ

**TYPE III COMMAND WRITE TRACK** 


DELAY 3 BYTE TIMES

> DRQ BEEN SERVICE

> > YES

SET INTRO LOST DATA RESET BUSY is not activated during the command; no CRC checking is performed; gap information is included in the data stream; the internal side compare is not performed; and the address mark detector is on for the duration of the command. Because the A.M. detector is always on, write splices or noise may cause the chip to look for an A.M. If an address mark does not appear on schedule the Lost Data status flag is set.

The ID A.M., ID field, ID CRC bytes, DAM, Data, and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.



**TYPE III COMMAND WRITE TRACK** 

\*30 MS IF CLOCK = 1 MHz

### **CONTROL BYTES FOR INITIALIZATION**

DATA PATTERN	FD179X INTERPRETATION	FD1791/3 INTERPRETATION
IN DR (HEX)	IN FM (DDEN = 1)	IN MFM (DDEN = 0)
00 thru F4 F5 F6 F7 F8 thru FB FC FD FE FF	Write 00 thru F4 with CLK = FF Not Allowed Not Allowed Generate 2 CRC bytes Write F8 thru FB, Clk = C7, Preset CRC Write FC with Clk = D7 Write FD with Clk = FF Write FE, Clk = C7, Preset CRC Write FF with Clk = FF	Write 00 thru F4, in MFM Write A1* in MFM, Preset CRC Write C2** in MFM Generate 2 CRC bytes Write F8 thru FB, in MFM Write FC in MFM Write FD in MFM Write FE in MFM Write FF in MFM

<sup>\*</sup>Missing clock transition between bits 4 and 5

#### WRITE TRACK FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA with a large amount of memory. Data and gap information must be provided at the computer interface. Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command.

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeroes is substituted.

This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation.

The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

## TYPE IV COMMANDS

The Forced Interrupt command is generally used to terminate a multiple sector read or write command or to insure Type I status in the status register. This command can be loaded into the command register at any time. If there is a current command under execution (busy status bit set) the command will be terminated and the busy status bit reset.

The lower four bits of the command determine the conditional interrupt as follows:

 $I_0$  = Not-Ready to Ready Transition

11 = Ready to Not-Ready Transition

12 = Every Index Pulse13 = Immediate Interrupt


The conditional interrupt is enabled when the corresponding bit positions of the command ( $^{1}3 \cdot ^{1}0$ ) are set to a 1. Then, when the condition for interrupt is met, the INTRQ line will go high signifying that the condition specified has occurred. If  $^{1}3 \cdot ^{1}0$  are all set to zero (HEX D0), no interrupt will occur but any command presently under execution will be immediately terminated. When using the immediate interrupt condition ( $^{1}3 = 1$ ) an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt. The HEX D0 is the only command that will enable the immediate interrupt (HEX D8) to clear on a subsequent load command register or read status register operation. Follow a HEX D8 with D0 command.


Wait 8 micro sec (double density) or 16 micro sec (single density before issuing a new command after issuing a forced interrupt (times double when clock = 1 MHz). Loading a new command sooner than this will nullify the forced interrupt.

Forced interrupt stops any command at the end of an internal micro-instruction and generates INTRQ when the specified condition is met. Forced interrupt will wait until ALU operations in progress are complete (CRC calculations, compares, etc.).

More than one condition may be set at a time. If for example, the READY TO NOT-READY condition ( $^{1}1 = 1$ ) and the Every Index Pulse ( $^{1}2 = 1$ ) are both set, the resultant command would be HEX "DA". The "OR" function is performed so that either a READY TO NOT- READY or the next Index Pulse will cause an interrupt condition.

<sup>\*\*</sup>Missing clock transition between bits 3 & 4





#### STATUS REGISTER

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The user has the option of reading the status register through program control or using the DRQ line with DMA or interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRQ line. When using the INTRQ, a busy status check is not recommended because a read of the status register to determine the condition of busy will reset the INTRQ line.

The format of the Status Register is shown below:

	(BITS)									
	7	6	5	4	3	2	1	0		
Γ	<b>S</b> 7	S6	S5	S4	S3	<b>S2</b>	S1	S0		

Status varies according to the type of command executed as shown in Table 4.

Because of internal sync cycles, certain time delays must be observed when operating under programmed I/O. They are: (times double when clock = 1 MHz)

		Delay Req'd.		
Operation	Next Operation	FM	MFM	
Write to Command Reg.	Read Busy Bit (Status Bit 0)	12 µs	6 μs	
Write to Command Reg.	Read Status Bits 1-7	28 µs	l 14 μs l	
Write Any Register	Read From Diff. Register	0	0	

## IBM 3740 FORMAT - 128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

#### IBM 3740 FORMAT — 128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN				
40	FF (or 00) <sup>1</sup>				
6	00				
1	FC (Index Mark)				
* 26	FF (or 00) <sup>1</sup>				
6	00				
1	FE (ID Address Mark)				
1	Track Number				
1	Side Number (00 or 01)				
1	Sector Number (1 thru 1A)				
]   1	00 (Sector Length)				
1	F7 (2 CRC's written)				
11	FF (or 00) <sup>1</sup>				
6	00				
1	FB (Data Address Mark)				
128	Data (IBM uses E5)				
	F7 (2 CRC's written)				
27	FF (or 00) <sup>1</sup>				
247**	FF (or 00) <sup>1</sup>				


<sup>\*</sup>Write bracketed field 26 times

# IBM SYSTEM 34 FORMAT- 256 BYTES/SECTOR

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN			
80	4E			
12	00			
3	F6 (Writes C2)			
1	FC (Index Mark)			
* 50	4E			
12	00			
3	F5 (Writes A1)			
.1	FE (ID Address Mark)			
	Track Number (0 thru 4C)			
1	Side Number (0 or 1)			
	Sector Number (1 thru 1A)			
]] 1	01 (Sector Length)			
	F7 (2 CRCs written)			
22	4E			
12	00			
3	F5 (Writes A1)			
1	FB (Data Address Mark)			
256	DATA			
1	F7 (2 CRCs written)			
54	4E			
598**	4E			

- \*Write bracketed field 26 times
- \*\*Continue writing until FD179X interrupts out. Approx. 598 bytes.



**JBM TRACK FORMAT** 

<sup>\*\*</sup>Continue writing until FD179X interrupts out. Approx. 247 bytes.

<sup>1-</sup>Optional '00' on 1795/7 only.

#### 1. NON-IBM FORMATS

Variations in the IBM formats are possible to a limited extent if the following requirements are met:


- 1) Sector size must be 128, 256, 512 or 1024 bytes.
- 2) Gap 2 cannot be varied from the IBM format.
- 3) 3 bytes of A1 must be used in MFM.

In addition, the Index Address Mark is not required for operation by the FD179X. Gap 1, 3, and 4 lengths can be as short as 2 bytes for FD179X operation, however PLL lock up time, motor speed variation, write-splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the IBM format be used for highest system reliability.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
*	6 bytes 00	12 bytes 00 3 bytes A1
Gap III**	10 bytes FF 4 bytes 00	24 bytes 4E 8 bytes 00 3 bytes A1
Gap IV	16 bytes FF	16 bytes 4E

<sup>\*</sup>Byte counts must be exact.

<sup>\*\*</sup>Byte counts are minimum, except exactly 3 bytes of A1 must be written.



**READ ENABLE TIMING** 

## **TIMING CHARACTERISTICS**


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = + 12V \pm .6V$ ,  $V_{SS} = 0V$ ,  $V_{CC} = +5V \pm .25V$ 


## READ ENABLE TIMING (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to RE	50			nsec	
THLD	Hold ADDR & CS from RE	10	[	[	nsec	
TRE	RE Pulse Width	400			nsec	$C_L = 50 \text{ pf}$
TDRR	DRQ Reset from RE		400	500	nsec	
TIRR	INTRQ Reset from RE		500	3000	nsec	See Note 5
TDACC	Data Access from RE		ļ	350	nsec	$C_L = 50 \text{ pf}$
TDOH	Data Hold From RE	50		150	nsec	C∟ = 50 pf

## WRITE ENABLE TIMING (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to WE	50			nsec	
THLD	Hold ADDR & CS from WE	10			nsec	
TWE	WE Pulse Width	350			nsec	
TDRR	DRQ Reset from WE		400	500	nsec	
TIRR	INTRQ Reset from WE		500	3000	nsec	See Note 5
TDS	Data Setup to WE	250			nsec	
TDH	Data Hold from WE	70			nsec	





**INPUT DATA TIMING** 


# WRITE ENABLE TIMING

## **INPUT DATA TIMING:**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Tpw	Raw Read Pulse Width	100	200	·	nsec	See Note 1
tbc	Raw Read Cycle Time	1500	2000		nsec	1800 ns @ 70°C
Тс	RCLK Cycle Time	1500	2000		nsec	1800 ns @ 70°C
Tx <sub>1</sub>	RCLK hold to Raw Read	40			nsec	See Note 1
Tx2	Raw Read hold to RCLK	40			nsec	See Note 1

# WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK = 1 MHz) (See Note 6, Page 21)


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Twp	Write Data Pulse Width		500	650	nsec	FM
·			200	350	nsec	MFM
Twg	Write Gate to Write Data		2		μsec	FM
			1		μsec	MFM
Tbc	Write data cycle Time		2,3, or 4		μsec	±CLK Error
Ts	Early (Late) to Write Data	125			nsec	MFM
Th	Early (Late) From Write Data	125			nsec	MFM
Twf	Write Gate off from WD	İ	2		μsec	FM
			1		μsec	MFM
Twdl	WD Valid to Clk	100			nsec	CLK=1 MHZ
		50			nsec	CLK=2 MHZ
Twd2	WD Valid after CLK	100			nsec	CLK=1 MHZ
		30			nsec	CLK=2 MHZ
l						



WRITE DATA TIMING

MISCELLANEOUS TIMING: (Times Double When Clock = 1 MHz) (See Note 6, Page 21)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD¹ TCD₂ TSTP TDIR TMR TIP TWF	Clock Duty (low) Clock Duty (high) Step Pulse Output Dir Setup to Step Master Reset Pulse Width Index Pulse Width Write Fault Pulse Width	230 200 2 or 4 50 10	250 250 12	20000 20000	nsec nsec µsec µsec µsec µsec µsec	See Note 5 ± CLK ERROR See Note 5



#### NOTES:

- Pulse width on RAW READ (Pin 27) is normally 100-300 ns. However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
- 2. A PPL Data Separator is recommended for 8" MFM.
- 3. tbc should be 2  $\mu$ s, nominal in MFM and 4  $\mu$ s nominal in FM. Times double when CLK = 1 MHz.
- 4. RCLK may be high or low during RAW READ (Polarity is unimportant).
- 5. Times double when clock = 1 MHz.
- 6. Output timing readings are at V<sub>OL</sub> = 0.8v and V<sub>OH</sub> = 2.0v.

**MISCELLANEOUS TIMING** 

\*FROM STEP RATE TABLE

**Table 4. STATUS REGISTER SUMMARY** 

BIT	ALL TYPE I COMMANDS	READ ADDRESS	READ SECTOR	READ TRACK	WRITE SECTOR	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD LOADED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	RNF	RNF	0	RNF	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	О	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX PULSE	DRQ	DRQ	DRQ	DRQ	DRQ
S0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

#### **STATUS FOR TYPE I COMMANDS**

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	CRC encountered in ID field.
S2 TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TROO input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the IP input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

#### STATUS FOR TYPE II AND III COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when updated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.

#### **ELECTRICAL CHARACTERISTICS**

**Absolute Maximum Ratings** 

V<sub>DD</sub> with repect to V<sub>SS</sub> (ground): +15 to -0.3V

Voltage to any input with respect to  $V_{SS} = +15$  to -0.3V

lcc = 60 MA (35 MA nominal)

 $I_{DD} = 15 MA (10 MA nominal)$ 

 $C_{\text{IN}}$  &  $C_{\text{OUT}} = 15\,\text{pF}$  max with all pins grounded except one under test.

Operating temperature = 0°C to 70°C

Storage temperature =  $-55^{\circ}$ C to  $+125^{\circ}$ C

#### **OPERATING CHARACTERISTICS (DC)**

TA = 0°C to 70°C,  $V_{DD} = + 12V \pm .6V$ ,  $V_{SS} = 0V$ ,  $V_{CC} = + 5V \pm .25V$ 

SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNITS	CONDITIONS
l <sub>IL</sub>	Input Leakage		10	μА	VIN = VDD**
loL	Output Leakage		10	μΑ	$V_{OUT} = V_{DD}$
ViH	Input High Voltage	2.6		v	
ViL	Input Low Voltage		0.8	V	
Voн	Output High Voltage	2.8		V	$I_0 = -100 \mu A$
Vol	Output Low Voltage		0.45	V	$lo = 1.6  mA^*$
Po	Power Dissipation		0.6	w	

<sup>\*1792</sup> and 1794  $^{1}0 = 1.0 \text{ mA}$ 

See page 725 for ordering information.

<sup>\*\*</sup>Leakage conditions are for input pins without internal pull-up resistors. Pins 22, 23, 33, 36, and 37 have pull-up resistors. See Tech Memo #115 for testing procedures.

# WESTERN DIGITAL

## **FD179X Application Notes**

#### INTRODUCTION

Over the past several years, the Floppy Disk Drive has become the most popular on-line storage device for mini and microcomputer systems. Its fast access time, reliability and low cost-per-bit ratio enables the Floppy Disk Drive to be the solution in mass storage for microprocessor systems. The drive interface to the Host system is standardized, allowing the OEM to substitute one drive for another with minimum hardware/software modifications.

Since Floppy Disk Data is stored and retrieved as a self-clocking serial data stream, some means of separating the clock from the data and assembling this data in parallel form must be accomplished. Data is stored on individual Tracks of the media, requiring control of a stepper motor to move the Read/Write head to a predetermined Track. Byte sychronization must also be accomplished to insure that the parallel data is properly assembled. After all the design considerations are met, the final controller can consist of 40 or more TTL packages.

To alleviate the burden of Floppy Disk Controller design, Western Digital has developed a Family of LSI Floppy Disk controller devices. Through its own set of macro commands, the FD179X Controller Family will perform all the functions necessary to read and write data to the drive. Both the 8" standard and 5¼" minifloppy are supported with single or double density recording techniques. The FD179X is compatible with the IBM 3740 (FM) data format, or the System 34 (MFM) standards. Provisions for non-standard formats and variable sector lengths have been included to provide more storage capability per track. Requiring standard +5, +12 power supplies the FD179X is available in a standard 40 pin dual-in-line package.

The FD179X Family consists of 6 devices. The differences between these devices is summarized in Figure 1. The 1792 and 1794 are "single density only" devices, with the Double Density Enable pin (DDEN) left open by the user. Both True and inverted Data bus devices are available. Since the 179X can only drive one TTL Load, a true data bus system may use the 1791 with external inverting buffers to arrive at a true bus scheme. The 1795 and 1797 are identical to the 1791 and 1793, except a side select output has been added that is controlled through the Command Register.

#### SYSTEM DESIGN

The first consideration in Floppy Disk Design is to determine which type of drive to use. The choice ranges from single-density single sided mini-floppy to the 8" double-density double-sided drive. Figure 2 illustrates the various drive and data capacities associated with each type. Although the 8" double-density drive offers twice as much storage, a more complex data separator and the addition of Write Precompensation circuits are mandatory for reliable data transfers. Whether to go with 8" double-density or not is dependent upon PC board space and the additional circuitry needed to accurately recover data with extreme bit shifts. The byte transfer time defines the nominal time required to transfer one byte of data from the drive. If the CPU used cannot service a byte in this time, then a DMA scheme will probably be required. The 179X also needs a few microseconds for overhead, which is subtracted from the transfer time. Figure 3 shows the actual service times that the CPU must provide on a byte-by-byte basis. If these times are not met, bytes of data will be lost during a read or write operation. For each byte transferred, the 179X generates a DRQ (Data Request) signal on Pin 38. A bit is provided in the status register which is also set upon receipt of a byte from the Disk. The user has the option of reading the status register through program control or using the DRQ Line with DMA or interrupt schemes. When the data register is read, both the status register DRQ bit and the DRQ Line are automatically reset. The next full byte will again set the DRQ and the process continues until the sector(s) are read. The Write operation works exactly the same way, except a WRITE to the Data Register causes a reset of both DRQ's.

#### **RECORDING FORMATS**

The FD179X accepts data from the disk in a Frequency-Modulated (FM) or Modified-Frequency-Modulated (MFM) Format. Shown in Figures 4A and 4B are both these Formats when writing a Hexidecimal byte of 'D2'. In the FM mode, the 8 bits of data are broken up into "bit cells." Each bit cell begins with a clock pulse and the center of the bit cell defines the data. If the data bit = 0, no pulse is written; if the data = 1, a pulse is written in the center of the cell. For the 8" drive, each clock is written 4 microseconds apart.

In the MFM mode, clocks are decoded into the data stream. The byte is again broken up into bit cells, with the data bit written in the center of the bit cell if data = 1. Clocks are only written if both surrounding data bits are zero. Figure 4B shows that this occurs only once between Bit cell 4 and 5. Using this encoding scheme, pulses can occur 2, 3 or 4 microseconds apart. The bit cell time is now 2 microseconds; twice as much data can be recorded without increasing the Frequency rate due to this encoding scheme.

The 179X was designed to be compatible with the IBM 3740 (FM) and System 34 (MFM) Formats. Although most users do not have a need for data exchange with IBM mainframes, taking advantage of these well studied formats will insure a high degree of system performance. The 179X will allow a change in gap fields and sector lengths to increase usable storage capacity, but variations away from these standards is not recommended. Both IBM standards are soft-sector format. Because of the wide variation in address marks, the 179X can only support soft-sectored media. Hard sectored diskettes have continued to lose popularity, mainly due to the unavailability of a standard and the limitation of sector lengths imposed by the physical sector holes in the diskette.

#### PROCESSOR INTERFACE

The Interface of the 179X to the CPU consists of an 8-bit Bi-directional bus, read/write controls and optional interrupt lines. By selecting the device via the CHIP SELECT Line, each of the five internal registers can be accessed.

Shown below are the registers and their addresses:

PIN 3	PIN 6	PIN 5	PIN 4	PIN 2
CS	A <sub>1</sub>	A₀	RE=Ø	WE≕0
0 0 0 0	0 0 1 1 X	0 1 0 1 X	STATUS REG TRACK REG SECTOR REG DATA REG H1-Z	COMMAND REG TRACK REG SECTOR REG DATA REG H1-Z

Each time a command is issued to the 179X, the Busy bit is set and the INTRQ (Interrupt Request) Line is reset. The user has the option of checking the busy bit or use the INTRQ Line to denote command completion. The Busy bit will be reset whenever the 179X is idle and awaiting a new command. The INTRQ Line, once set, can only be reset by a READ of the status register or issuing a new command. The MR (Master Reset) Line does not affect INTRQ.

The  $A_0$ ,  $A_1$ , Lines used for register selections can be configured at the CPU in a variety of ways. These lines may actually tie to CPU address lines, in which case the 179X will be memory-mapped and addressed like RAM. They may also be used under Program Control by tying to a port device such as the 8255, 6820, etc. As a diagnostic tool when checking out the CPU interface, the Track and Sector registers should respond like "RAM" when the 179X is idle (Busy = INTRQ = 0).

Because of internal synchronization cycles, certain time delays must be introduced when operating under Programmed I/O. The worst case delays are:

OPERATION	NEXT OPERATION	DELAY REQ'D
WRITE TO COMMAND REG	READ STATUS REGISTER	$\begin{array}{l} MFM = 14\mus^\star \\ FM = 28\mus_\star \end{array}$
WRITE TO ANY REGISTER	READ FROM A DIFFERENT REG	NO DELAY

\*NOTE: Times Double when CLK = 1MHz (51/4" drive)

Other CPU interface lines are CLK,  $\overline{\text{MR}}$  and  $\overline{\text{DDEN}}$ . The CLK line should be 2MHz (8" drive) or 1MHz (5\fmu"/4" drive) with a 50% duty cycle. Accuracy should be  $\pm 1\%$  (crystal source) since all internal timing, including stepping rates, are based upon this clock.

The  $\overline{\text{MR}}$  or Master Reset Line should be strobed a minimum of 50 microseconds upon each power-on condition. This line clears and initializes all internal registers and issues a restore command (Hex '03') on the rising edge. A quicker stepping rate can be written to the command register after a  $\overline{\text{MR}}$ , in which case the remaining steps will occur at the faster programmed rate. The 179X will issue a maximum of 255 stepping pulses in an attempt to expect the  $\overline{\text{TROO}}$  line to go active low. This line should be connected to the drive's  $\overline{\text{TROO}}$  sensor.

The  $\overline{\text{DDEN}}$  line causes selection of either single density ( $\overline{\text{DDEN}} = 1$ ) or double density operation.  $\overline{\text{DDEN}}$  should not be switched during a read or write operation.

#### FLOPPY DISK INTERFACE

The Floppy Disk Interface can be divided into three sections: Motor Control, Write Signals and Read Signals. All of these lines are capable of driving one TTL load and not compatible for direct connection to the drive. Most drives require an open-collector TTL interface with high current drive capability. This must be done on all outputs from the 179X. Inputs to the 179X may be buffered or tied to the Drives outputs, providing the appropriate resistor termination networks are used. Undershoot should not exceed  $-0.3\,$  volts, while integrity of  $V_{\text{IH}}$  and  $V_{\text{OH}}$  levels should be kept within spec.

#### **MOTOR CONTROL**

Motor Control is accomplished by the STEP and DIRC Lines. The STEP Line issues stepping pulses with a period defined by the rate field in all Type I commands. The DIRC Line defines the direction of steps (DIRC = 1 STEP IN/DIRC = 0 STEP OUT).

Other Control Lines include the  $\overline{\text{IP}}$  or Index Pulse. This Line is tied to the drives' Index L.E.D. sensor and makes an active transition for each revolution of the diskette. The  $\overline{\text{TROO}}$  Line is another L.E.D. sensor that informs the 179X that the stepper motor is at its furthest position, over Track 00. The READY Line can be used for a number of functions, such as sensing "door open", Drive motor on, etc. Most drives provide a programmable READY Signal selected by option jumpers on the drive. The 179X will look at the ready signal prior to executing READ/WRITE commands. READY is not inspected during any Type I commands. All Type I commands will execute regardless of the Logic Level on this Line.

#### **WRITE SIGNALS**

Writing of data is accomplished by the use of the WD, WG, WF, TG43, EARLY and LATE Lines. The WG or Write Gate Line is used to enable write current at the drive's R/W head. It is made active prior to writing data on the disk. The WF or WRITE FAULT Line is used to inform the 179X of a failure in drive electronics. This signal is multiplexed with the VFOE Line and must be logically separated if required. Figure 5 illustrates three methods of demultiplexing.

The TG43 or "TRACK GREATER than 43" Line is used to decrease the Write current on the inner tracks, where bit densities are the highest. If not required on the drive, TG43 may be left open.

#### WRITE PRECOMPENSATION

The 179X provides three signals for double density Write Precompensation use. These signals are WRITE DATA, EARLY and LATE. When using single density drives (eighter 8" or 51/4"), Write Precompensation is not necessary and the WRITE DATA line is generally TTL Buffered and sent directly to the drive. In this mode, EARLY and LATE are left open.

For double density use, Write Precompensation is a function of the drive. Some manufacturers recommend Precompensating the 51/4" drive, while others do not.

With the 8" drive, Precompensation may be specified from TRACK 43 on, or in most cases, all TRACKS. If the recommended Precompensation is not specified, check with the manufacturer for the proper configuration required.

The amount of Precompensation time also varies. A typical value will usually be specified from 100-300ns. Regardless of the parameters used, Write Precompensation must be done external to the 179X. When DDEN is tied low, EARLY or LATE will be activated at least 125ns. before and after the Write Data pulse. An Algorithm internal the 179X decides whether to raise EARLY or LATE, depending upon the previous bit pattern sent. As an example, suppose the recommended Precomp value has been specified at 150ns. The following action should be taken:

EARLY	LATE	ACTION TAKEN
0	0	delay WD by 150ns (nominal)
0	1	delay WD by 300ns (2X value)
1	0	do not delay WD

There are two methods of performing Write Precompensation:

- 1) External Delay elements
- 2) Digitally

Shown in Figure 6 is a Precomp circuit using the Western Digital 2143 clock generator as the delay element. The WD pulse from the 179X creates a strobe to the 2143, causing subsequent output pulses on the £1, £2 and 23 signals. The 5K Precomp adjust sets the desired Precomp value. Depending upon the condition of EARLY and LATE, Ø1 will be used for EARLY, Ø2 for nominal (EARLY = LATE = 0), and  $\emptyset$ 3 for LATE. The use of "one-shots" or delay line in a Write Precompensation scheme offers the user the ability to vary the Precomp value. The \$\infty 4\$ output resets the 74L\$175 Latch in anticipation of the next WD pulse. Figure 7 shows the WD-EARLY/LATE relationship, while Figure 8 shows the timing of this write Precomp scheme. Another method of Precomp is to perform the function digitally. Figure 9 illustrates a relationship between the WD pulse and the CLK pin, allowing a digital Precomp scheme. Figure 10 shows such a scheme with a preset Write Precompensation value of 250ns. The synchronous counter is used to generate 2MHz and 4MHz clock signals. The 2MHz clock is sent to the CLK input of the 179X and the 4MHz is used by the 4-bit shift register. When a WD pulse is not present, the 4MHz clock is shifting "ones" through the shift register and maintaining QD at a zero level. When a WD pulse is present, a zero is loaded at either A, B, or C depending upon the states of LATE, EN PRECOMP and EARLY. The zero is then shifted by the 4MHz clock until it reaches the Q<sub>D</sub> output. The number of shift operations determines whether the WRITE DATA pulse is written early, nominal or late. If both FM and MFM operations is a system requirement, the output of this circuit should be disabled and the WD pulse should be sent directly to the drive.

#### **DATA SEPARATION**

The 179X has two inputs (RAW READ & RCLK) and one output (VFOE) for use by an external data separator. The RAW READ input must present clock and data pulses to the 179X, while the RCLK input provides a "window" or strobe signal to clock each RAW READ pulse into the device. An ideal Data Separator would have the leading edge of the RAW READ pulse occur in the exact center of the RCLK strobe.

Motor Speed Variation, Bit shifts and read amplifier recovery circuits all cause the RAW READ pulses to drift away from their nominal positions. As this occurs. the RAW READ pulses will shift left or right with respect to RCLK. Eventually, a pulse will make its transition outside of its RCLK window, causing either a CRC error or a Record-not-Found error at the 179X. A Phase-Lock-Loop circuit is one method of achieving synchronization between the RCLK and RAW READ signals. As RAW READ pulses are fed to the PLL, minor adjustments of the free-running RCLK frequency can be made. If pulses are occurring too far apart, the RCLK frequency is decreased to keep synchronization. If pulses begin to occur closer together, RCLK is increased until this new higher frequency is achieved. In normal read operations, RCLK will be constantly adjusted in an attempt to match the incoming RAW READ frequency.

Another method of Data Separation is the Counter-Separator technique. The RCLK signal is again free-running at a nominal rate, until a RAW READ pulse occurs. The Separator then denotes the position of the pulse with respect to RCLK (by the counter value), and counts down to increase or decrease the current RCLK window. The next RCLK window will occur at a nominal rate and will continue to run at this frequency until another RAW READ pulse adjusts RCLK, but only the present window is adjusted.

Both PPL and Counter/Separator are acceptable methods of Data Separation. The PPL has the highest reliability because of its "tracking" capability and is recommended for 8" double density designs.

As a final note, the term "Data Separator" may be misleading, since the physical separation of clock and data bits are not actually performed. This term is used throughout the industry, and can better be described as a "Data Recovery Circuit" rather than a Data Separator.

The VFOE signal is an output from the 179X that signifies the head has been loaded and valid data pulses are appearing on the RAW READ line. It can be used to enable the Data Separator and to insure clean RCLK transitions to the 179X. Since some drives will output random pulses when the head is disengaged, VFOE can prevent an erratic RCLK signal during this time. If the Data Separator requires synchronization during a known pattern of one's or zero's, then RG (READ GATE) can be used. The RG signal will go active when the 179X is currently over a field of zeros or ones. RG is not available on the 1795/1797 devices, since this signal was replaced with the SSO (Side Select Output) Line.

Shown in Figure 11 is a  $2\frac{1}{2}$  IC Counter/Separator. The 74LS193 free runs at a frequency determined by the CRYCLK input. When a RAW READ pulse occurs, the counter is loaded with a starting count of '5'. When the RAW READ Line returns to a Logic 1, the counter counts down to zero and again free runs. The 74LS74 insures a 50% duty cycle to the 179X and performs a divide-by-two of the  $Q_D$  output.

Figure 12 illustrates another Counter/Separator utilizing a PROM as the count generator. Depending upon the RAW READ phase relationship to RCLK, the PROM is addressed and its data output is used as the counter value. A 16MHz clock is required for 8" double density, while an 8MHz clock can be used for single density. Figure 13 shows a Phase-Lock-Loop data recovery circuit. The phase detector (U2, Figure 2) compares the phase of the SHAPED DATA pulse to the phase of VFO CLK ÷ 2. If VFO CLK ÷ 2 is lagging the SHAPED DATA pulse an output pulse on #9, U2 is generated. The filter/amplifier converts this pulse into a DC signal which increases the frequency of the VCO.

If, correspondingly, CLK  $\div$  2 is leading the SHAPED DATA pulse, an output pulse on #5, U2 is generated. This pulse is converted into a DC signal which decreases the frequency of the VCO. These two actions cause the VCO to track the frequency of the incoming READ DATA pulses. This correction process to keep the two signals in phase is constantly occurring because of spindle speed variation and circuit parameter variations.

The operating specifications for this circuit are as follows:

Free Running Frequency
Capture Range ± 15%
Lock Up Time 50 microsec. "1111" or "0000" Pattern 100 Microsec "1010" Pattern

The RAW READ pulses are generated from the falling edge of the SHAPED DATA pulses. The pulses are also reshaped to meet the 179X requirements. VFO CLK ÷ 2 OR 4 is divided by 2 once again to obtain VFO CLK OUT whose frequency is that required by the 179X RCLK input. RCLK must be controlled by VFOE so VFOE is sampled on each rising edge of VFO CLK OUT. When VFOE goes active EN RCLK goes active in synchronization with VFO CLK OUT preventing any glitches on the RCLK output. When VFOE goes inactive EN RCLK goes inactive in synchronization with VFO CLK OUT, again preventing any glitches on the RCLK output.

Figure 14 illustrates a PPL data recovery circuit using the Western Digital 1691 Floppy Support device. Both data recovery and Write Precomp Logic is contained within the 1691, allowing low chip count and PLL reliability. The 74S124 supplies the free-running VCO output. The PUMP UP and PUMP DOWN signals from the 1691 are used to control the 74S124's frequency.

#### **COMMAND USAGE**

Whenever a command is successfully or unsuccessfully completed, the busy bit of the status register is reset and the INTRQ line is forced high. Command termination may be detected either way. The INTRQ can be tied to the host processor's interrupt with an appropriate service routine to terminate commands. The busy bit may be monitored with a user program and will achieve the same results through software. Performing both an INTRQ and a busy bit check is not recommended because a read of the status register to determine the condition of the busy bit will reset the INTRQ line. This can cause an INTRQ from not occurring.

#### **RESTORE COMMAND**

On some disk drives, it is possible to position the R/W head outward past Track 00 and prevent the TROO line from going low unless a STEP IN is first performed. If this condition exists in the drive used, the RESTORE command will never detect a TROO. Issuing several STEP IN pulses before a RESTORE command will remedy this situation. The RESTORE and all other Type I commands will execute even though the READY bit indicates the drive is not ready (NOT READY = 1).

#### **READ TRACK COMMAND**

The READ TRACK command can be used to manually inspect data on a hard copy printout. Gaps, address marks and all data are brought in to the data register during this command. The READ TRACK command may be used to inspect diskettes for valid formatting and data fields as well as address marks. Since the 179X does not synchronize clock and data until the Index Address Mark is detected, data previous to this ID mark will not be valid. READ GATE (RG) is not actuated during this command.

#### **READ ADDRESS COMMAND**

In systems that use either multiple drives or sides, the read address command can be used to tell the host processor which drive or side is selected. The current position of the R/W head is also denoted in the six bytes of data that are sent to the computer.

TRACK	SIDE	SECTOR	CRS LENGTH	CRC	CRC 2

The READ ADDRESS command as well as all other Type II and Type III commands will not execute if the READY line is inactive (READY = 0). Instead, an interrupt will be generated and the NOT READY status bit will be set to a 1.

#### FORCED INTERRUPT COMMAND

The Forced Interrupt command is generally used to terminate a multiple sector command or to insure Type I status in the status register. The lower four bits of the command determine the conditional interrupt as follows:

- $1_0 = NOT$ -READY TO READY TRANSITION
- 1<sub>1</sub> = READY TO NOT-READY TRANSITION
- 1<sub>2</sub> = EVERY INDEX PULSE
- 1<sub>3</sub> = IMMEDIATE INTERRUPT

Regardless of the conditional interrupt set, any command that is currently being executed when the Forced Interrupt command is loaded will immediately be terminated and the busy bit will be reset indicating an idle condition.

Then, when the condition for interrupt is met, the INTRQ line will go high signifying that the condition specified has occurred.

The conditional interrupt is enabled when the corresponding bit positions of the command  $(I_3 - I_0)$  are set to a 1. If  $I_3 - I_0$  are all set to zero, no interrupt will occur, but any command presently under execution will be immediately terminated upon receipt of the Force Interrupt command (HEX DO).

As usual, to clear the interrupt a read of the status register or a write to the command register is required. The exception is when using the immediate interrupt condition ( $I_3=1$ ). If this command is loaded into the command register, an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt; another forced interrupt command with  $I_3-I_0=0$  must be loaded into the command register in order to reset the INTRQ from this condition.

More than one condition may be set at a time. If for example, the READY TO NOT-READY condition ( $I_1$  = 1) and the Every Index Pulse ( $I_2$  = 1) are both set, the resultant command would be HEX "DA". The "OR" function is performed so that either a READY TO NOT-READY or the next Index Pulse will cause an interrupt condition.

#### **DATA RECOVERY**

Occasionally, the R/W head of the disk drive may get "off track", and dust or dirt may get trapped on the media. Both of these conditions will cause a RECORD NOT FOUND and/or a CRC error to occur. This "soft error" can usually be recovered by the following procedure:

- 1. Issue the command again
- 2. Unload and load the head and repeat step
- 3. Issue a restore, seek the track, and repeat step 1

If RNF or CRC errors are still occurring after trying these methods, a "hard error" may exist. This is usually caused by improper disk handling, exposure to high magnetic fields, etc. and generally results in destroying portions or tracks of the diskette.

FIGURE 1. DEVICE CHARACTERISTICS

DEVICE	SNGL DENSITY	DBLE DENSITY	INVERTED BUS	TRUE BUS	DOUBLE-SIDED
1791 1792 1793 1794 1795 1797	X X X X X	× × ×	X X	X X X	X X

FIGURE 2. STORAGE CAPACITIES


				MATTED (NOMINAL)	BYTE TRANSFER	FORMATTED CAPACITY	
SIZE	DENSITY	SIDES	PER TRACK	PER DISK	TIME	PER TRACK	PER DISK
5½" 5½" 5½" 5½" 8" 8" 8" 8"	SINGLE DOUBLE SINGLE DOUBLE SINGLE DOUBLE SINGLE DOUBLE	1 1 2 2 1 1 2 2	3125 6250 3125 6250 5208 10,416 5208 10,416	109,375* 218,750 218,750 437,500 401,016 802,032 802,032 1,604,064	64μs 32μs 64μs 32μs 32μs 16μs 32μs 16μs	2304** 4608*** 2304 4608 3328 6656 3328 6656	80,640 161,280 161,280 322,560 256,256 512,512 512,512 1,025,024

<sup>\*</sup>Based on 35 Tracks/Side
\*\*Based on 18 Sectors/Track (128 byte/sec)
\*\*\*Based on 18 Sectors/Track (256 bytes/sec)

#### FIGURE 3. NOMINAL VS. WORSE CASE SERVICE TIME

		NOMINAL TRANSFER	WORST-CASE 17	79X SERVICE TIME
SIZE	DENSITY	TIME	READ	WRITE
5½" 5½" 8" 8"	SINGLE DOUBLE SINGLE DOUBLE	64μs 32μs 32μs 16μs	55.0μs 27.5μs 27.5μs 13.5μs	47.0μs 23.5μs 23.5μs 11.5μs

#### FIGURE 4A. FM RECORDING



#### FIGURE 4B. MFM RECORDING







FIGURE 5. WF/VFOE DEMULTIPLEXING CIRCUITRY










FIGURE 7. WRITE PRE-COMP TIMING




FIGURE 8. PRECOMP TIMING FOR CIRCUIT IN FIGURE 6





FIGURE 9. WD/CLK RELATIONSHIP FOR WRITE PRECOMP USE







FIGURE 11. COUNTER/SEPARATOR


#### 745288 PROGRAMMING TABLE


ADDRESS	DATA	ACTION TAKEN
00	01	NONE
01	01	RETARD BY 1 COUNT
02	02	
03	03	
04	03	RETARD BY 2 COUNTS
05	04	
06	05	
07	06	
08	0B	ADVANCE BY 2 COUNTS
09	0D	
0A	0C	
0B	0E	
0C	OF	
OD	0F	ADVANCE BY 1 COUNT
0E	00	
OF	01	
10	01	FREE RUN
11	02	
12	03	
13	04	
14	05	
15	06	
16	07	
17	08	
18	09	
19	0A	
1A	OB	
1B	0C	
1C	0D	
1D	0E	
1E	0F	
1F	00	<del>                                      </del>



#### **FIGURE 12. 179X DATA SEPARATOR**

(PROVIDED COURTESY OF ANDROMEDA SYSTEMS, PANORAMA CITY, CA 91402)





Refer to 179X-02 Floppy Disk Formatter/Controller Family Data Sheet for Command, Timing and Status Information.

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

210 Printed in U.S.A

# WESTERN DIGITAL

# WD279X-02 Floppy Disk Formatter/Controller Family

#### **FEATURES**

- ON-CHIP PLL DATA SEPARATOR
- ON-CHIP WRITE PRECOMPENSATION LOGIC
- SINGLE +5V SUPPLY
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS

IBM 3740 (FM) IBM 34 (MFM)

- AUTOMATIC SEEK WITH VERIFY
- MULTIPLE SECTOR READ/WRITE
- TTL COMPATIBLE
- PROGRAMMABLE CONTROL
   SELECTABLE TRACK-TO-TRACK ACCESS
   HEAD LOAD TIMING
- SOFTWARE COMPATIBLE WITH THE FD179X SERIES
- SOFT SECTOR FORMAT COMPATIBILITY

#### **APPLICATIONS**

8" FLOPPY AND 51/4" MINI FLOPPY CONTROLLER SINGLE OR DOUBLE DENSITY CONTROLLER/FORMATTER

The WD279X Family are MOS/LSI devices which perform the functions of a Floppy Disk Controller/Formatter. Software compatible with its predecessor, the FD179X, the device also contains a high performance Phase-Lock-Loop Data Separator as well as Write Precompensation Logic.

When operating in Double Density mode, Write Precompensation is automatically engaged to a value programmed via an external potentiometer. An on-chip VCO and phase comparator allows adjustable frequency range for 51/4" or 8" Floppy Disk interfacing.

The WD279X is fabricated in NMOS silicon gate technology and available in a 40 pin dual-in-line ceramic or plastic package.

				<u> </u>
FEATURES	2791	2793	2795	2797
Single Density (FM)	Х	Х	Х	X
Double Density (MFM)	Х	X	Х	X
True Data Bus		X		Х
Inverted Data Bus	Х		Х	
Side Select Out		1	Х	X
Internal CLK Divide	Х	×		




Figure 1.

### PIN OUTS

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION		
1	ENABLE PRECOMP	ENP	A Logic high on this input enables write precompensation to be performed on the Write Data output.		
19	MASTER RESET	MR	A logic low (50 microseconds min.) on this inpresets the device and loads HEX 03 into the cormand register. The Not Ready (Status Bit 7) is resduring MR ACTIVE. When MR is brought to a loghigh a RESTORE Command is executed, regardles of the state of the Ready signal from the drive. Als HEX 01 is loaded into sector register.		
20	POWER SUPPLIES	VSS	Ground		
21		Vcc	+5V ±5%		
COMPUTER IN	  TERFACE:				
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when $\overline{\text{CS}}$ is low.		
3	CHIP SELECT	<del>CS</del>	A logic low on this input selects the chip and enables computer communication with the device.		
4	READ ENABLE	RE	A logic low on this input controls the placement of data from a selected register on the DAL when $\overline{\text{CS}}$ is low.		
5, 6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/transfer data on the DAL lines under RE and WE control:		
			CS A1 A0 RE WE  0 0 0 Status Reg Command Reg 0 0 1 Track Reg Track Reg 0 1 0 Sector Reg Sector Reg 0 1 1 Data Reg Data Reg		
7-14	DATA ACCESS LINES	DAL0-DAL7	Eight bit bi-directional bus used for transfer of commands, status, and data. These lines are inverted (active low) on WD2791 and WD2795.		
24	CLOCK	CLK	This input requires a free-running 50% duty cycle square wave clock for internal timing reference, 2 MHz ± 1% for 8" drives, 1 MHz ± 1% for minifloppies.		
38	DATA REQUEST	DRQ	This output indicates that the Data Register contains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR.		
39	INTERRUPT REQUEST	INTRQ √	This output is set at the completion of any command and is reset when the Status register is read or the Command register is written to.		
FLOPPY DISK	I INTERFACE:				
15	STEP	STEP	The step output contains a pulse for each step.		
16	DIRECTION	DIRC 1 (1)	Direction Output is active high when stepping in, active low when stepping out.		
17	5¼," 8" SELECT	5/8	This input selects the internal VCO frequency for use with $51/4^{\circ}$ drives or $8^{\circ}$ drives.		
18	READ PULSE WIDTH	RPW	An external potentiometer tied to this input controls the phase comparator within the data separator.		

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
22	TEST	TEST	A logic low on this input allows adjustment of exter- nal resistors by enabling internal signals to appear on selected pins.
23	PUMP	PUMP	High-Impedance output signal which is forced high or low to increase/decrease the VCO frequency.
25	ENABLE MINI-FLOPPY (2791, 2793)	ENMF	A logic low on this input enables an internal +2 of the Master Clock when 5/8 is also at a logic 0. This allows both 51/4" and 8" drive operation with a single 2 MHz clock. For a 1 MHz clock on Pin 24, this line must be left open or tied to a Logic 1.
25	SIDE SELECT OUTPUT (2795, 2797)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When U = 1, SSO is set to a logic 1. When U = 0, SSO is set to a logic 0. The SSO is compared with the side information in the Sector I.D. Field. If they do not compare Status Bit 4 (RNF) is set. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	VOLTAGE-CONTROLLED OSCILLATOR	VCO	An external capacitor tied to this pin adjusts the VCO center frequency.
27	RAW READ	RAW READ	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.
31	WRITE DATA	WD	A 250ns (MFM) or 500 ns (FM) output pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed regardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE PRECOMP WIDTH	WPW	An external potentiometer tied to this input controls the amount of delay in Write precompensation mode.
34	TRACK 00	TR00	This input informs the WD279X that the Read/Write head is positioned over Track 00.
35	INDEX PULSE	ĪP	This input informs the WD279X when the index hole is encountered on the diskette.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	DDEN	This input pin selects either single or double density operation. When $\overline{DDEN}=0$ , double density is selected. When $\overline{DDEN}=1$ , single density is selected.
40	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged. It is typically derived from a 1 shot triggered by HLD.

#### **GENERAL DESCRIPTION**

The WD279X are N-Channel Silicon Gate MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The WD279X, which can be considered the end result of both the FD1771 and FD179X designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The WD279X contains all the features of its predecessor the FD179X plus a high performance Phase-Lock-Loop Data Separator as well as Write Precompensation Logic. In Double Density mode, Write Precompensation is automatically engaged to a value programmed via an external potentiometer. In order to maintain compatibility, the FD1771, FD179X and WD279X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load control is identical, in each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bi-directional bus for data, status, and control word transfers. The WD279X is set up to operate on a multiplexed bus with other bus-oriented devices.

The WD279X is TTL compatible on all inputs and outputs. The outputs will drive one TTL load or three LS loads. The 2793 is identical to the 2791 except the DAL lines are TRUE for systems that utilize true data busses.

The 2795/7 has a side select output for controlling double sided drives.

#### **ORGANIZATION**

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

**Data Shift Register** — This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

**Data Register** — This 8-bit register is used as a holding register during Disk Read and Write operations in Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register.

When executing the Seek command the Data Register holds the address of the desired Track position. This

register is loaded from the DAL and gated onto the DAL under processor control.

Track Register — This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.

Sector Register (SR) — This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not be loaded when the device is busy.

Command Register (CR) — This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

**Status Register (STR)** — This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic** — This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .


The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

**Arithmetic/Logic Unit (ALU)** — The AL.U is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

**Timing and Control** — All computer and Floppy Disk interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

**AM Detector** — The address mark detector detects ID, data and index address marks during read and write operations.

**Write Precompensation** — enables write precompensation to be performed on the Write Data output.



#### WD279X BLOCK DIAGRAM

**Data Separator** — a high performance Phase-Lock-Loop Data Separator with on-chip VCO and phase comparator allows adjustable frequency range for 51/4" or 8" Floppy Disk interfacing.

#### **PROCESSOR INTERFACE**

0

The interface to the processor is accomplished through the eight Data Access Lines (DAL) and associated control signals. The DAL are used to transfer Data, Status, and Control words out of, or into the WD279X. The DAL are three state buffers that are enabled as output drivers when Chip Select  $(\overline{CS})$  and Read Enable  $(\overline{RE})$  are active (low logic state) or act as input receivers when  $\overline{CS}$  and Write Enable  $(\overline{WE})$  are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and  $\overline{CS}$  is made low. The address bits A1 and A0, combined with the signals  $\overline{RE}$  during a Read operation or  $\overline{WE}$  during a Write operation are interpreted as selecting the following registers:

A1	- A0	READ (RE)	WRITE (WE)
0	0	Status Register	Command Register
0	1.	Track Register	Track Register
1	0	Sector Register	Sector Register
1	1.	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the WD279X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

The 279X has two modes of operation according to the state of  $\overline{DDEN}$  (Pin 37). When  $\overline{DDEN}=1$ , Single Density (FM) is selected. When  $\overline{DDEN}=0$ , Double Density (MFM) is selected. In either case, the CLK input (Pin 24) is set at 2 MHz for 8" drives or 1 MHz for  $5\frac{1}{4}$ " drives.

On the 2791/2793, the  $\overline{\text{ENMF}}$  input (Pin 25) can be used for controlling both  $5\frac{1}{4}$ " and 8" drives with a single 2 MHz clock. When  $\overline{\text{ENMF}}=0$ , an internal  $\div$  2 of the CLK is performed. When  $\overline{\text{ENMF}}=1$ , no divide takes place. This allows the use of a 2 MHz clock for both  $5\frac{1}{4}$ " and 8" configurations.

The internal VCO frequency must also be set to the proper value. The  $\overline{5}/8$  input (Pin 17) is used to select data separator operation by internally dividing the Read Clock. When  $\overline{5}/8 = 0$ , 51/4" data separation is selected; when 5/8 = 1, 8" drive data separation is selected.

	CLOCK (24)	ENMF (25)	5/8 (17)	DRIVE
	2 MHz	1	1	8″
1	2 MHz	0	0	51/4"
	1 MHz	1	0	51/4"

Note: All other conditions invalid.

#### **FUNCTIONAL DESCRIPTION**

The WD279X-02 is software compatible with the FD179X-02 series of Floppy Disk Controllers. Commands, status, and data transfers are performed in the same way. Software generated for the 179X can be transferred to a 279X system without modification.

In addition to the 179X, the 279X contains an internal Data Separator and Write precompensation circuit. The TEST (Pin 22) line is used to adjust both data separator and precompensation. When TEST = 0, the WD (Pin 31) line is internally connected to the output of the write precompone-shot. Adjustment of the WPW (Pin 33) line can then be accomplished. A second one-shot tracks the precomp setting at approximately 3:1 to insure adequate Write Data pulse widths to meet drive specifications.

Similarly, Data separation is also adjusted with TEST = 0. The TG43 (Pin 29) line is internally connected to the output of the read data one-shot, which is adjusted via the RPW (Pin 18) line. The DIRC (Pin 16) line contains the Read Clock output (.5 MHz for 8" drives). The VCO Trimming capacitor (Pin 26) is adjusted for center frequency.

Internal timing signals are used to generate pulses during the adjustment mode so that these adjustments can be made while the device is in-circuit. The TEST line also contains a pull-up resistor, so adjustments can be performed simply by grounding the TEST pin, overriding the pull-up. The TEST pin cannot be used to disable stepping rates during operation as its function is quite different from the 179X.

Other pins on the device also include pull-up resistors and may be left open to satisfy a Logic 1 condition. These are: ENP, 5/8, ENMF, WPRT, and DDEN.

#### **GENERAL DISK READ OPERATIONS**

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be

Sector L	ength Table*
Sector Length Field (hex)	Number of Bytes in Sector (decimal)
00	128
01	256
02	512
03	1024

<sup>\* 2795/97</sup> may vary — see command summary.

placed to a logical "0." Sector lengths are determined at format time by the fourth byte in the "ID" field.

The number of sectors per track as far as the 279X is concerned can be from 1 to 255 sectors. The number of tracks as far as the 279X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track.

#### **GENERAL DISK WRITE OPERATION**

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the 279X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set.

For write operations, the 279X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of pulses set to a width approximately three times greater than the precomp adjustment. Write Data provides the unique address marks in both formats.

#### **READY**

Whenever a Read or Write command (Type II or III) is received the 297X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated. TG43 may be tied to ENP to enable write precompensation on tracks 44-76.

#### **COMMAND DESCRIPTION**

The WD279X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 1.

#### TABLE 1. COMMAND SUMMARY

#### A. Commands for Models: 2791, 2793

_	_				
R	Command	te for N	Andale.	2705	2707

					В	its							Bi	ts			
Type	Command	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	, h	٧	r <sub>1</sub>	ro	0	0	0	0	h	٧	r <sub>1</sub>	ro
ı	Seek	0	0	0	1	h	٧	r <sub>1</sub>	ro	0	0	0	1	h	٧	۲į	ro
- 1	Step	0	0	1	T	h	٧	r <sub>1</sub>	r <sub>0</sub>	0	O.	1	Т	h	٧	r <sub>1</sub>	ro
ı	Step-in	0	1	0	T	h	٧	r <sub>1</sub>	r <sub>0</sub>	0	1	0	(1)	1	<b>Y</b> )	71	ro
	Step-out	0	1	1	T	. h	٧	<b>r</b> 1	ro	0	1	1	Ť	H	Σ	r <sub>1</sub>	ro
- 11	Read Sector		0	0	111	5	E	С	0	1	0	0	m <sub>e</sub>	L	Ē	U	0
- 11	Write Sector	1	0	1	m	S	Ε	С	a <sub>0</sub>	1	0	1	<u>m</u>	L	<u>E</u>	U	a <sub>0</sub>
	Read Address	1	1	0	0	0	E	U	0	1 7	1	Ô	0	0	E	U	0
Ш	Read Track	1	1	1	0	0	Ε	0	0 (	1	.1	1	0	0	E	U	0
	Write Track	1_	_1	1	11	0	E	0	0_	1 1	1	1	1	0	E.	Ш	0
IV	Force Interrupt	1	1	0	1	lg	12	l <sub>1</sub>	10	1	1	0	1	lз	12	11	lΟ

#### **FLAG SUMMARY**

#### **TABLE 2. FLAG SUMMARY**

Command Type	Bit No(s)		Description				
1 .	0, 1	r1 r0 = Stepping Motor Rate See Table 3 for Rate Summary					
ŀ	2	V = Track Number Verify Flag	V = 0, No verify V = 1, Verify on destination track				
1	3	h = Head Load Flag	h = 0, Unload head at beginning h = 1, Load head at beginning				
l	4	T = Track Update Flag	T = 0, No update T = 1, Update track register				
II & III	0	a <sub>0</sub> = Data Address Mark	a <sub>0</sub> = 0, FB (DAM) a <sub>0</sub> = 1, F8 (deleted DAM)				
II	1	C = Side Compare Flag	C = 0, Disable side compare C = 1, Enable side compare				
II & III	1	U = Update SSO	U = 0, Update SSO to 0 U = 1, Update SSO to 1				
11 & 111	2	E = 15 MS Delay	E = 0, No. 15 MS delay E = 1, 15 MS delay (30 MS for 1 MHz)				
11	3	S = Side Compare Flag	S = 0, Compare for side 0 S = 1, Compare for side 1				
11	3	L = Sector Length Flag	LSB's Sector Length in ID Field 00. 01 10 11 L = 0 256 512 1024 128				
			L = 1 128 256 512 1024				
II .	4	m = Multiple Record Flag m = 0, Single record m = 1, Multiple records					
IV	0-3	Ix = Interrupt Condition Flags   0 = 1 Not Ready To Ready Transition   1 = 1 Ready To Not Ready Transition   2 = 1 Index Pulse   3 = 1 Immediate Interrupt, Requires A Reset*   3-10 = 0 Terminate With No Interrupt (INTRQ)					

<sup>\*</sup>NOTE: See Type IV Command Description for further information.

#### Write Precompensation

When operating in Double Density mode (DDEN = 0), the 279X has the capability of providing a user-defined precompensation value for Write Data. An external potentiometer (10K) tied to the WPW signal (Pin 33) allows a setting of 100 to 300 ns from nominal.

Setting the Write precomp value is accomplished by forcing the  $\overline{\text{TEST}}$  line (Pin 22) to a Logic 0. A stream of pulses can then be seen on the Write Data (Pin 31) line. Adjust the WPW Potentiometer for the desired pulse width. This adjustment may be performed in-circuit since Write Gate (Pin 30) is inactive while  $\overline{\text{TEST}}=0$ .

#### **Data Separation**

The 279X can operate with either an external data separator or its own internal recovery circuits. The condition of the TEST line (Pin 22) in conjunction with MR (Pin 19) will select internal or external mode.

To program the 279X for external VCO, a  $\overline{\text{MR}}$  pulse must be applied while  $\overline{\text{TEST}} = 0$ . A clock equivalent to eight times the data rate (e.g., 4.0 MHz for 8" Double Density) is applied to the VCO input (Pin 26). The feedback reference voltage is available on the Pump output (Pin 23) for external integration to control the VCO.  $\overline{\text{TEST}}$  is returned to a Logic 1 for normal operation. Note: To maintain this mode,  $\overline{\text{TEST}}$  must be held low whenever  $\overline{\text{MR}}$  is applied.

For internal VCO operation, the TEST line must be high, during the MR pulse, then set to a Logic 0 for the adjustment procedure.

A 50K Potentiometer tied to the RPW input (Pin 18) is used to set the internal Read Data pulse for proper phasing. With a scope on Pin 29 (TG43), adjust the RPW pulse for 1/8 of the data rate (250 ns for 8" Double Density). An external variable capacitor of 5-60 pf is tied to the VCO input (Pin 26) for adjusting center frequency. With a frequency counter on Pin 16 (DIRC) adjust the trimmer cap to yield the appropriate Data Rate (500 KHz for 8" Double Density). The DDEN line must be low while the 5/8 line is held high or the adjustment times above will be doubled.

After adjustments have been made, the TEST pin is returned to a Logic 1 and the device is ready for operation. Adjustments may be made in-circuit since the DIRC and TG43 lines may toggle without affecting the drive.

The PUMP output (Pin 23) consists of positive and negative pulses, which their duration is equivalent to the phase difference of incoming Data vs. VCO frequency. This signal is internally connected to the VCO input, but a Filter is needed to connect these pulses to a slow moving DC voltage.

The internal phase-detector is unsymmetrical for a random distribution of data pulses by a factor of two, in favor of a PUMP UP condition. Therefore, it is desirable to have a PUMP DOWN twice as responsive to prevent run-away during a lock attempt.

A first order lag-lead filter can be used at the PUMP output (Pin 23). This filter controls the instantaneous response of the VCO to bit-shifted data (jitter) as well as the response to normal frequency shift, i.e., the lock-up time. A balance must be accomplished between the two conditions to

inhibit over-responsiveness to jitter and to prevent an extremely wide lock-up response, leading to PUMP runaway. The filter affects these two reactions in mutually opposite directions.

The Source Impedance for a PUMP UP/DOWN condition is 600/120 ohms, respectively, therefore the change in bias voltage for each pump can be approximated:

$$dV = \frac{dt \triangle V}{RC} \qquad \qquad dt = 250 \text{ ns. (set by RPW)} \\ C = 0.1 \mu f \\ R = Rs + R \\ \triangle V = 2.6 \text{ V for PUMP UP} \\ 0.9 \text{V for PUMP DOWN}$$

Look up response (TL) is the transient time for the Loop to lock from center frequency (FO) to maximum lock range:

$$T_L = 10\% F_L \times K_O \times \Delta P$$

Where:

KO = VCO Conversion Gain = 3.7KHz/mV


F<sub>L</sub> = Lock Range = 4.00 MHz

 $\triangle P = Change in Bias for each Pump = 4 mV/PUMP$ 

 $400 \text{ KHz} \times 3.7 \text{ KHz} \times 4 \text{ mV} = 27 \text{ pumps}$ 

27 pumps =  $54 \mu sec$  = 3.4 Byte times (8" Double Density)

The following Filter Circuit is recommended for 8" FM/MFM:



Since 51/4" Drives operate at exactly one-half the data rate (250 Kb/sec) the above capacitor should be doubled to .2 or .22µf.

#### **TYPE I COMMANDS**

The Type I Commands include the Restore, Seek, Step, Step-in, and Step-Out commands. Each of the Type I Commands contains a rate field (r<sub>0</sub> r<sub>1</sub>), which determines the stepping motor rate as defined in Table 3.

A  $2\mu s$  (MFM) or 4  $\mu s$  (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output. The chip will step the drive in the same direction it last stepped unless the command changes the direction.

The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12  $\mu$ s before the first stepping pulse is generated.

The rates (shown in Table 3) can be applied to a Step-Direction Motor through the device interface.

**TABLE 3. STEPPING RATES** 

CI	LK	2 MHz	1 MHz
R1	R0	$\overline{TEST} = 1$	$\overline{TEST} = 1$
0	0	3 ms	6 ms
0	1	6 ms	12 ms
1	0	10 ms	20 ms
1	1	15 ms	30 ms

After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for


a 1 MHz clock. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. If there is a match but not a valid CRC, the CRC error status bit is set (Status bit 3), and the next encountered ID field is read from the disk for the verification operation.

The WD279X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated. If V = 0, no verification is performed.

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the 279X is in an idle state (non-busy) and 15 index pulses have occurred.

Head Load timing (HLT) is an input to the 279X which is used for the head engage time. When HLT = 1, the 279X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the 279X.



**HEAD LOAD TIMING** 

When both HLD and HLT are true, the 279X will then read from or write to the media. The "and" of HLD and HLT appears as status Bit 5 in Type I status.

In summary for the Type I commands: if h=0 and V=0, HLD is reset. If h=1 and V=0, HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If h=0 and V=1, HLD is set near the end of the command, an internal 15 ms occurs, and the 279X waits for HLT to be true. If h=1 and V=1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the 279X then waits for HLT to occur.


For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

#### **RESTORE (SEEK TRACK 0)**


Upon receipt of this command the Track 00 ( $\overline{TR00}$ ) input is sampled. If  $\overline{TR00}$  is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If  $\overline{TR00}$  is not active low, stepping pulses (pins 15 to 16) at a rate specified by the  $^{r1}$ 0 field are issued until the  $\overline{TR00}$  input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the  $\overline{TR00}$  input does not go active low after 255 stepping pulses, the 279X terminates operation, interrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when  $\overline{MR}$  goes from an active to an inactive state.

#### **SEEK**

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The WD279X will update the Track register and issue stepping pulses in the appropriate direction until the



TYPE I COMMAND FLOW



TYPE I COMMAND FLOW


contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command. Note: When using multiple drives, the track register must be updated for the drive selected before seeks are issued.

#### STEP

Upon receipt of this command, the 279X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the '1'0 field, a verification takes place if the V flag is on. If the T flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-IN

Upon receipt of this command, the 279X issues one stepping pulse in the direction towards track 76. If the T flag is on, the Track Register is incremented by one. After a



TYPE I COMMAND FLOW

delay determined by the <sup>r1r0</sup> field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-OUT

Upon receipt of this command, the 279X issues one stepping pulse in the direction towards track 0. If the T flag is on, the Track Register is decremented by one. After a delay determined by the <sup>r1r</sup>0 field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### **EXCEPTIONS**

On the 2795/7 devices, the SSO output is not affected during Type I commands, and an internal side compare does not take place when the (V) Verify Flag is on.

#### **TYPE II COMMANDS**

The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the

that character is lost and the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple sector command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown:

STATUS BIT 5	
1	Deleted Data Mark
0	Data Mark

#### WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number; and correct CRC, a DRQ is generated. The 279X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeroes in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the <sup>40</sup> field of the command as shown below:

a <sub>0</sub>	Data Address Mark (Bit 0)
1	Deleted Data Mark
0	Data Mark


The 279X then writes the data field and generates DRQ's to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeroes is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one bye of FE in FM or in MFM. The WG output is then deactivated. For a 2 MHz clock the INTRQ will set 8 to 12  $\mu \rm sec$  after the last CRC byte is written. For partial sector writing, the proper method is to write the data and fill the balance with zeroes. By letting the chip fill the zeroes, errorś may be masked by the lost data status and improper CRC Bytes.

# TYPES III COMMANDS READ ADDRESS

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

TRACK		SECTOR ADDRESS		CRC 1	CRC
1	2	3	4	5	6

Although the CRC characters are transferred to the




TYPE III COMMAND WRITE TRACK

computer, the 279X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register so that a comparison can be made by the host. At the end of the operation an interrupt is generated and the Busy Status is reset.

#### **READ TRACK**

Upon receipt of the READ track command, the head is loaded, and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. All Gap, Header, and data bytes are assembled and transferred to the data register and DRQ's are generated for each byte. The ac-



TYPE III COMMAND WRITE TRACK

cumulation of bytes is synchronized to each address mark encountered. An interrupt is generated at the completion of the command.

This command has several characteristics which make it suitable for diagnostic purposes. They are: no CRC checking is performed; gap information is included in the data stream; the internal side compare is not performed; and the address mark detector is on for the duration of the command. Because the A.M. detector is always on, write splices or noise may cause the chip to look for an A.M. If an address mark does not appear on schedule with the Lost Data status flag being set.

The ID A.M., ID field, ID CRC bytes, DAM, Data and Data CRC Bytes for each sector will be correct. The Gap Bytes may be read incorrectly during write-splice time because of synchronization.

#### WRITE TRACK FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under DMA with a large amount of memory. Data and gap information must be provided at the computer interface. Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command.

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the interrupt is activated. If a byte is not present in the DR when needed, a byte of zeroes is substituted.

This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the 279X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation.

The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR

#### CONTROL BYTES FOR INITIALIZATION

DATA PATTERN	WD279X INTERPRETATION	WD279X INTERPRETATION
IN DR (HEX)	IN FM ( $\overline{DDEN} = 1$ )	IN MFM (DDEN = 0)
00 thru F4 F5 F6 F7 F8 thru FB FC FD FE	Write 00 thru F4 with CLK = FF Not Allowed Not Allowed Generate 2 CRC bytes Write F8 thru FB, Clk = C7, Preset CRC Write FC with Clk = D7 Write FD with Clk = FF Write FE, Clk == C7, Preset CRC Write FF, Clk == C7, Preset CRC Write FF with Clk == FF	Write 00 thru F4, in MFM Write A1* in MFM, Preset CRC Write C2** in MFM Generate 2 CRC bytes Write F8 thru FB, in MFM Write FC in MFM Write FD in MFM Write FE in MFM Write FF in MFM

<sup>\*</sup> Missing clock transition between bits 4 and 5

<sup>\*\*</sup> Missing clock transition between bits 3 and 4

or by receipt of F5 in MFM. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.

#### **TYPE IV COMMANDS**

The Forced Interrupt command is generally used to terminate a multiple sector read or write command or to insure Type I status in the status register. This command can be loaded into the command register at any time. If there is a current command under execution (busy status bit set) the command will be terminated and the busy status bit

reset.

The lower four bits of the command determine the conditional interrupt as follows:


10 = Not-Ready to Ready Transition

11 = Ready to Not-Ready Transition

<sup>1</sup>2 = Every Index Pulse

13 = Immediate Interrupt

The conditional interrupt is enabled when the corresponding bit positions of the command ( $^{1}3$  -  $^{1}0$ ) are set to a 1. Then, when the condition for interrupt is met, the INTRQ line will go high signifying that the condition specified has occurred. If  $^{1}3$  -  $^{1}0$  are all set to zero (HEX D0), no interrupt will occur but any command presently under execution will be immediately terminated. When using the immediate




interrupt condition  $I_3=1$ ), an interrupt will be immediately generated and the current command terminated. Reading the status or writing to the command register will not automatically clear the interrupt. The HEX D0 is the only command that will enable the immediate interrupt (HEX D8) to clear on a subsequent load command register or read status register operation. Follow a HEX D8 with D0 command.

Wait 8 micro sec (double density) or 16 micro sec (single density) before issuing a new command after issuing a forced interrupt (times double when clock = 1 MHz). Loading a new command sooner than this will nullify the forced interrupt.

Forced interrupt stops any command at the end of an internal micro-instruction and generates INTRQ when the specified condition is met. Forced interrupt will wait until ALU operations in progress are complete (CRC calculations, compares, etc.)

More than one condition may be set at a time. If for example, the READY TO NOT-READY condition ( $^{1}1 = 1$ ) and the Every Index Pulse ( $^{1}2 = 1$ ) are both set, the resultant command would be HEX "DA." The "OR" function is performed so that either a READY TO NOT-READY or the next Index Pulse will cause an interrupt condition.



#### STATUS REGISTER

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command is received when there is not a current command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The user has the option of reading the status register through program control or using the DRQ line with DMA or interrupt methods. When the Data register is read the DRQ bit in the status register and the DRQ line are automatically reset. A write to the Data register also causes both DRQ's to reset.

The busy bit in the status may be monitored with a user program to determine when a command is complete, in lieu of using the INTRQ line. When using the INTRQ, a busy status check is not recommended because a read of the status register to determine the condition of busy will reset the INTRQ line.

The format of the Status Register is shown below:

(BITS)									
7	6	5	4	3	2	1	0		
S7	S6	S5	S4	S3	S2	S1	S0		

Status varies according to the type of command executed as shown in Table 4.

Because of internal sync cycles, certain time delays must be observed when operating under programmed I/O. They are: (times double when clock = 1 MHz)

١

		7	
Operation	Next Operation	Delay FM	Req'd. MFM
Write to Command Reg.	Read Busy Bit (Status Bit 0)	12µs	6µs
Write to Command Reg.	Read Status Bits 1-7	28µs	14µs
Write Any Register	Read From Diff. Register	0	0

#### IBM 3740 FORMAT — 128 BYTES/SECTOR

Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one Data Request.

	UMBER BYTES	HEX VALUE OF BYTE WRITTEN
	40	FF (or 00)3 🗸
72	6:-	<b>00</b> $F = $
( -	1. /	FC (Index Mark)
L	1 26	FF (or 00)
	6	00 3
	1	FE (ID Address Mark)
ſ	1	Track Number
1	1	Side Number (00 or 01)
Į.	1.	Sector Number (1 thru 1A)
9.54	1 ,	(CO) Sector Length)
160	11. The	F7 (2 CRC's written)
ľ	11 🦠	FF (or 00)
1	6.	<b>6</b> 00
1	1. 55	FB (Data Address Mark)
	128	Data (IBM uses E5)
	1	F7 (2 CRC's written) —
A SHOWN	27	FF (or 00)
211	2472	FF (or 00)

- 1. Write bracketed field 26 times
- 2. Continue writing until 279X interrupts out. Approx. 247 bytes.
- 3. A '00' option is allowed on 2795/7 only.


#### IBM SYSTEM 34 FORMAT-256 BYTES/SECTOR

Shown below is the IBM dual-density format with 256 bytes/sector. In order for format a diskette the user must

issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

	JMBER BYTES	HEX VALUE OF BYTE WRITTEN
	80	4E
Į.	12	00
1	3	F6 (Writes C2)
1	1	FC (Index Mark)
146		4E
	12	00
	3	F5 (Writes A1)
	1	FE (ID Address Mark)
	1	Track Number (0 thru 4C)
	1 🖔	Side Number (0 or 1)
	1	Sector Number (1 thru 1A)
İ	1 .	01 (Sector Length)
	1 🤈 !	F7 (2 CRCs written)
	22 👙 🕉	4E
	12 '''	00
	3 ≪,⊴,⁺	F5 (Writes A1)
1370	1 ,	FB (Data Address Mark)
ددا	256	DATA
3	1	F7 (2 CRCs written)
853	_ <u>54</u> 🍀	4E ∯5√
	598**	,4E

- \* Write bracketed field 26 times
- \*\*Continue writing until 279X interrupts out. Approx. 598 bytes.



**IBM TRACK FORMAT** 

#### 1. NON-IBM FORMATS

Variations in the IBM formats are possible to a limited extent if the following requirements are met:

- 1) Sector size must be 128, 256, 512 of 1024 bytes.
- 2) Gap 2 cannot be varied from the IBM format.
- 3) 3 bytes of A1 must be used in MFM.

In addition, the Index Address Mark is not required for operation by the 279X. Gap 1, 3, and 4 lengths can be as short as 2 bytes for 279X operation, however PLL lock up time, motor speed variation, write splice area, etc. will add more bytes to each gap to achieve proper operation. It is recommended that the IBM format be used for highest system reliability.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
*	6 bytes 00	12 bytes 00 3 bytes A1
Gap III**	10 bytes FF 4 bytes 00	24 bytes 4E 8 bytes 00 3 bytes A1
Gap IV	16 bytes FF	16 bytes 4E

<sup>\*</sup> Byte counts must be exact.

#### **ELECTRICAL CHARACTERISTICS**

Absolute Maximum Ratings

Voltage to any input with respect to

 $V_{SS} = +15 \text{ to } -0.3V$ 

 $C_{IN}$  &  $C_{OUT} = 15$  pF max with all pins grounded except one under test.

Operating temperature =  $0^{\circ}$ C to  $70^{\circ}$ C Storage temperature =  $-55^{\circ}$ C to +  $125^{\circ}$ C NOTE: Maximum limits indicate where permanent device damage occurs. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical characteristics.

#### **OPERATING CHARACTERISTICS (DC)**

 $T_A = 0$ °C to 70°C,  $V_{SS} = 0V$ ,  $V_{CC} = +5M \pm .25V$ 

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
կլ	Input Leakage			10	μΑ	VIN = VCC
loL	Output Leakage			10	μΑ	VOUT = VCC
ViH	Input High Voltage	2.0			V	
VIL	Input Low Voltage			0.8	V	
Voн	Output High Voltage	2.4			V	$I_{O} = -100 \mu A$
VOL	Output Low Voltage			0.45	V	$I_{O} = 1.6  \text{mA}$
VOHP	Output High PUMP	2.2			V	IOP = -1.0  mA
VOLP	Output Low PUMP			0.2	V	IOP = +1.0  mA
PD	Power Dissipation			.75	W	All Outputs Open
R <sub>PU</sub>	Internal Pull-up*	100		1700	μΑ	$V_{IN} = 0V$
Icc	Supply Current		70	150	mA	All Outputs Open

<sup>\*</sup> Internal Pull-up resistors on PINS 1, 17, 22, 25, 37, and 40.

<sup>\*\*</sup> Byte counts are minimum, except exactly 3 bytes of A1 must be written.

#### **TIMING CHARACTERISTICS**


 $T_A = 0$ °C to 70°C,  $V_{SS} = 0$ V,  $V_{CC} = +5$ V  $\pm .25$ V

#### **READ ENABLE TIMING**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to RE	50			nsec	
THLD	Hold ADDR & CS from RE	10			nsec	
TRE	RE Pulse Width	200			nsec	$C_L = 50  pf$
TDRR	DRQ Reset from RE	İ	100	200	nsec	
TIRR	INTRQ Reset from RE		500	3000	nsec	See Note
TDACC	Data Valid from RE		100	200	nsec	C <sub>L</sub> = 50 pf
TDOH	Data Hold From RE	20		150	nsec	$C_L = 50 pf$

#### WRITE ENABLE TIMING


SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to WE	50			nsec	
THLD	Hold ADDR & CS from WE	10			nsec	
TWE	WE Pulse Width	200			nsec	
TDRR	DRQ Reset from WE		100	200	nsec	
TIRR	INTRQ Reset from WE		500	3000	nsec	See Note
TDS	Data Setup to WE	<b>1</b> 50	İ	1	nsec	
TDH	Data Hold from WE	50			nsec	



DRO FALLING EDGE: INDICATES THAT THE DATA REGISTER WAS READ
INTRO RISING EDGE: OCCURS AT END OF COMMAND
INTRO RISING EDGE: OCCURS AT END OF COMMAND
INTRO FALLING EDGE: INDICATES THAT THE STATUS REGISTER WAS READ.

READ ENABLE TIMING

WRITE ENABLE TIMING



#### **INPUT DATA TIMING**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TpW	Raw Read Pulse Width	100	200		nsec	
T <sub>BC</sub>	Raw Read Cycle Time	1500	2000		nsec	

### WRITE DATA TIMING: (ALL TIMES DOUBLE WHEN CLK = 1 MHz)

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
T <sub>WP</sub>	Write Data Pulse Width	400 240	500	600 1000	nsec nsec	FM MFM
TWG	Write Gate to Write Data		2		μsec μsec	FM MFM
TWF	Write Gate off from WD		2 1		μsec μsec	FM MFM

#### **MISCELLANEOUS TIMING:**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
T <sub>CD1</sub>	Clock Duty (low)	230	250	20000	nsec	
TCD <sub>2</sub>	Clock Duty (high)	230	250	20000	nsec	
TSTP	Step Pulse Output	2 or 4			μsec	See Note
TDIR	Dir Setup to Step		12		μsec	± CLK ERROR
TMR	Master Reset Pulse Width	50			μsec	
TIP	Index Pulse Width	10			μsec	See Note
RPW	Read Window Pulse Width				•	Input 0-5V
		120		700	nsec	MFM
		240		1400	nsec	FM ± 15%
WPW	Write Data Pulse Width					Input 0-5V
		300		1000	nsec	MFM
			500		nsec	FM
<b>[</b>	Precomp Adjust.	100		250	nsec	MFM
RPW	Read Window Pulse Width					Input 0-5V
		120		700	nsec	MFM
		240		1400	nsec	FM ± 15%
WPW	Write Data Pulse Width					Input 0-5V
		300		1000	nsec	MFM
			500		nsec	FM
	Precomp Adjust.	100		250	nsec	MFM
VCO	Free Run Voltage Controlled	6.0			MHz	Ext. C = 0
	Oscillator. Adjustable by ext.		4.0		MHz	Ext. $C = 35 pf$
	capacitor on Pin 26		i			
	Pump Up + 25%	5.0			MHz	PU = 2.2V Cext
vco					•	= 35  pf
1 000	Pump Down – 25%			3.0	MHz	PD = 0.2V Cext
						$= 35  \mathrm{pf}$
vco	5% Change V <sub>CC</sub>	3.8		4.2	MHz	Cext = 35 pf
) VCO	$T_A = 75$ °C	3.5			MHz	Cext = 35 pf
Cext	Necessary external capacitor	10	35	80	pf	VCO = 4.0MHz
						nom
RCLK	Derived read clock					VCO = 4.0MHz
	= VCO ÷ 8, 16, 32					
			500		KHz	$\overline{DDEN} = 0$
						<u>5/8</u> == 1
			250		KHz	DDEN = 0
						<u>5/8</u> = 0
			250		KHz	DDEN = 1
						5/8 = 1
1			125		KHz	DDEN = 1
D. 1/2 0	BU 55 .:					<del>5</del> /8 = 0
PU/DON	PU/PD time on			250	ns	MFM
	(pulse width)			500	ns	FM

# WESTERN DIGITAL

### WD1691 Floppy Support Logic (F.S.L.)


### **FEATURES**

- DIRECT INTERFACE TO THE FD179X
- ELIMINATES EXTERNAL FDC LOGIC
- DATA SEPARATION/RCLK GENERATION
- WRITE PRECOMPENSATION SIGNALS
- VFOE/WF DEMULTIPLEXING
- PROGRAMMABLE DENSITY
- 8" OR 5.25" DRIVE COMPATIBLE
- · ALL INPUTS AND OUTPUTS TTL COMPATIBLE
- SINGLE +5V SUPPLY

### **GENERAL DESCRIPTION**


The WD1691 F.S.L. has been designed to minimize the external logic required to interface the 179X Family of Floppy Disk Controllers to a drive. With the use of an external VCO, the WD 1691 will generate the RCLK signal for the WD179X, while providing an adjustment pulse (PUMP) to control the VCO frequency. VFOE/WF de-multiplexing is also accomplished and Write Precompensation signals have been included to interface directly with the WD2143 Clock Generator.

The WD1691 is implemented in N-MOS silicon gate technology and is available in a plastic or ceramic 20 pin dual-in-line package.



PIN	NAME	SYMBOL	FUNCTION				
1	WRITE DATA INPUT	WDIN	Ties directly to the FD179X WD pin.				
2, 3, 4, 19	PHASE 2, 3, 1, 4	केट केउं की के4	4 Phase inputs to generate a desired Write Precompensation delay. These signals tie directly to the WD2143 Clock Generator.				
5	STROBE	STB	Strobe output from the 1691. Strobe will latch at a high level on the leading edge of WDIN and reset to a low level on the leading edge of 04.				
6	WRITE DATA OUTPUT	WDOUT	Serial, pre-compensated Write data stream to be sent to the disk drive's WD line.				
7	WRITE GATE	wg	Ties directly to the FD179X WG pin.				
8	VFO ENABLE/ WRITE FAULT	VFOE/WF	Ties directly to the FD179X VFOE/WF pin.				
9	TRACK 43	TG43	Ties directly to the FD179X TG43 pin, If Write Precompensation is required on TRACKS 44-76.				
10	v <sub>ss</sub>	v <sub>ss</sub>	Ground				
11	READ DATA	RDD	Composite clock and data stream input from the drive.				
12	READ CLOCK	RCLK	RCLK signal generated by the WD1691, to be tied to the FD179X RCLK pin.				
13	PUMP UP	PU	Tri-state output that will be forced high when the WD1691 requires an increase in VCO frequency.				
14	PUMP DOWN	PD	Tri-state output that will be forced low when the WD1691 required a decrease in VCO frequency.				
15	Double Density Enable	DDEN	Double Density Select input. When Inactive (High), the VCO frequency is internally divided by two.				
16	Voltage Controlled Oscillator	vco	A nominal 4.0MHz (8" drive) or 2.0MHz (5.25" drive) master clock input.				
17, 18	EARLY LATE	EARLY LATE	EARLY and LATE signals from the FD179X, used to determine Write Precompensation.				
20	v <sub>cc</sub>	Vcc	+ 5V ± 10% power supply				

Table 1 PIN DEFINITIONS



WG	VFOE/WF	RDD	PU+PD
1 0 0 0	X 1 0	X X 1 0	HI-Z HI-Z HI-Z Enable

Figure 4 DATA RECOVERY LOGIC

Figure 3 PUMP SIGNAL TIMING DIAGRAM

### **DEVICE DESCRIPTION**

The WD1691 is divided into two sections:

- 1) Data Recovery Circuit
- 2) Write precompensation Circuit

The Data Separator or Recovery Circuit has four inputs: DDEN, VCO, RDD, and VFOE/WF; and three outputs: PU, PD and RCLK. The VFOE/WF input is used in conjunction with the Write Gate signal to enable the Data recovery circuit. When Write Gate is high, a write operation is taking place, and the data recovery circuits are disabled, regardless of the state on any other inputs.

The Write Precompensation circuit has been designed to be used with the WD2143-03 clock generator. When the WD1691 is operated in a "single density only" mode, write precompensation as well as the WD2143-03 is not needed. In this case,  $\overline{\phi}1$ ,  $\overline{\phi}2$ ,  $\overline{\phi}3$ ,  $\overline{\phi}4$ , and STB should be tied together, DDEN left open, and TG43, WDIN, Early, and Late tied to ground.

In the double-density mode  $\overline{(DDEN=0)}$ , the signals Early and Late are used to select a phase input  $\overline{(\phi 1-\phi 4)}$  on the leading edge of WDIN. The STB line is latched high when this occurs, causing the WD2143-03 to start its pulse generation.  $\overline{\phi 2}$  is used as the write data pulse on nominal (Early=Late= $\phi$ ),  $\overline{\phi 1}$  is used for early, and  $\overline{\phi 3}$  is used for late. The leading edge of  $\overline{\phi 4}$  resets the STB line in anticipation of the next write data pulse. When TG43=0 or  $\overline{DDEN=1}$ , Precompensation is disabled and any transitions on the WDIN line will appear on the WDout line. If write precompensation is desired on all tracks, leave TG43 open (an internal pull-up will force a Logic I) while  $\overline{DDEN=0}$ .

The signals, DDEN, TG43, and RDD have internal pull-up resistors and may be left open if a logic I is desired on any of these lines.

When VFOE/WF and WRITE GATE are low, the data recovery circuit is enabled. When the RDD line goes Active

Low, the PU or PD signals will become active. See Figure 4. If the RDD line has made its transition in the beginning of the RCLK window, PU will go from a HI-Z state to a Logic I, requesting an *increase* in VCO frequency. If the RDD line has made its transition at the end of the RCLK window, PU will remain in a HI-Z state while PD will go to a logic zero, requesting a *decrease* in VCO frequency. When the leading edge of RDD occurs in the center of the RCLK window, both PU and PD will remain tri-stated, indicating that no adjustment of the VCO frequency is needed. See Figure 3. The RCLK signal is a divide-by-16 (DDEN=1) or a divide-by-8 (DDEN=0) of the VCO frequency.

The minimum Voh level on PU is specified at 2.4V, sourcing 200ua. During PUMP UP time, this output will go from a tri-state to .4V minimum. By tying PU and  $\overline{PD}$  together, a PUMP signal is created that will be forced low for a decrease in VCO frequency and forced high for an increase in VCO frequency. To speed up rise times and stabilize the output voltage, a resistor divider can be used to set the tristate level to approximately 1.4V. This yields a worst case swing of  $\pm$  1V; acceptable for most VCO chips with a linear voltage-to-frequency characteristic.

Both PU and PD signals are affected by the width of the RAW READ (RDD) pulse. The wider the RAW READ pulse, the longer the PU or PD signal (depending upon the phase relationship to RCLK) will remain active. If the RAW READ pulse exceeds 250ns, (VCO = 4MHz, DDEN = 0) or 500ns. (VCO = 2MHz, DDEN = 1), then both a PU and PD will occur in the same window. This is undesirable and reduces the accuracy of the external integrator or low-pass filter to convert the PUMP signals into a slow moving D.C. correction voltage.

Eventually, the PUMP signals will have corrected the VCO input to exactly the same frequency multiple as the RAW READ signal. The leading edge of the RAW READ pulse will then occur in the exact center of the RCLK window, an ideal condition for the FD179X internal recovery circuits.

### **SPECIFICATIONS**

### **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature under Bias	-25° to 70°C
Voltage on any pin with respect	
to Ground (vss)	-0.2  to  +7V
Power Dissipation	1W

Storage Temp.—Ceramic—65°C to +150°C Plastic—55°C to +125°C

NOTE: Maximum limits indicate where permanent device damage occurs. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC Electrical characteristics.

### DC ELECTRICAL CHARACTERISTICS

 $T_A = 0$  to 70°C;  $V_{CC} = 5.0V \pm 10\%$ ;  $V_{SS} = OV$ 

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.2		+0.8	٧	
VIH	Input High Voltage	2.0			V	
VOL	Output Low Voltage			+0.45	٧	I <sub>OL</sub> =3.2MA
Voн	High Level Output Voltage	2.4			V	I <sub>OH</sub> = -200μa
v <sub>cc</sub>	Supply Voltage	4.5	5.0	5.5	V	
lcc	Supply Current		40	100	MA	All outputs open

NOTE: For AC and functional testing purposes, a Logic '0' is measured at 0.8V, and a Logic '1' at 2.0V.

### **AC ELECTRICAL CHARACTERISTICS**

 $T_{\mbox{\scriptsize A}}$  = 0° to 70°C;  $V_{\mbox{\scriptsize CC}}$  = 5V  $\pm$  10%;  $V_{\mbox{\scriptsize SS}}$  = OV

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
FIN	VCO Input Frequency	.5	4	6	MHz	DDEN=0
1		.5	2	6	MHz	DDEN=1
Rpw	RDD Pulse Width	100	200		ns.	
W <sub>el</sub>	EARLY (LATE) to WDIN	100			ns.	
Pon	PUMP UP/DN Time	0		250	ns.	
Wpi	WDIN to WDOUT			80	ns.	DDEN=1
Inr	Internal Pull-up Resistor	4.0	6.5	10	ΚΩ	




Figure 5 INTERNAL PULL-UP RESISTOR




Figure 6 RDD AND RCLK PULSE DIAGRAMS




Figure 7 WRITE DATA TIMING (MFM)




Figure 8 WRITE DATA TIMING (FM)




Figure 9 WD1691 to FD1771-01 INTERFACE

### TYPICAL APPLICATIONS

Figure 9 illustrates the 1691 to FD1771-01 floppy disk controller. The RCLK signal is used to gate the RAW data pulses which are inverted by the 74LS04 inverter. Since RCLK will be high during data and low during clock a 74LS08 is used to switch the proper clock or data pulse to the FD1771.

Shown in Figure 10 is a Phase-Lock Loop data separator and the support logic for a single and double-density 8" drive. The raw data (Both clock and data bits) are fed to the WD1691 and FD179X. The WD1691 outputs its PU or PD signal, which is integrated by the .33uf capacitor and 33ohm resistor to form a control voltage for the 74S124 VCO device. The 4.0MHZ nominal output of the VCO then feeds back to the WD1691 completing the loop. The WD2143-03 is also used, providing write precompensation when in double-density, from tracks 44-77. The DDEN line can either be controlled by a toggle switch or a logic level from the host system.

### **ALIGNMENT**

To adjust write precompensation, issue a command to the FD179X so that write data pulses are present. This can be done with a 'WRITE TRACK' command and the IP line open, or a continuous 'WRITE SECTOR' operation. With a scope on pin 4 of the WD1691, adjust the precomp pot for the desired value. This will range from 100 to 300 ns typically.

The pulse width set on pin  $\overline{4}$   $(\emptyset1)$  will be the desired precomp delay from nominal.

The data separator must be adjusted with the RDD or VFOE/WF line at a Logic I. Adjust the bias voltage poten-


tiometer for 1.4V on pin 2 of the 74S124. Then adjust the range control to yield 4.0MHZ on pin 7 of the 74S124.

### SUBSTITUTING VCO's

There are other VCO circuits available that may be substituted for the 74S124. The specifications required are:

- 1) The VCO must free run at 4.0MHz with a 1.4V control signal. The WD1691 will force this voltage 1 Volt in either direction (i.e., .4V = decrease frequency, 2.4V = increase frequency). If a ± 15% capture range is desired, then a 1 Volt change on the VCO input should change the frequency by 15%. Capture range should be limited to about ± 25%, to prevent the VCO from breaking into oscillation and/or losing lock because of noise spikes (causing abnormally quick adjustments of the VCO frequency). Jitter in the VCO output frequency may further be reduced by increasing the integration capacitor/resistor, but this will also decrease the final capture range and lock-up time.
- 2) The sink output current of the WD1691 is 3.2ma minimum. The source output current is -200ua. Therefore, source current is the limiting factor. Insure that the input circuitry of the VCO does not require source current in excess of -200ua.

Another alternative is to use a voltage follower/level shifter circuit to match the input requirements of the VCO chosen. A more complex filter can be used to convert the PUMP UP/PUMP DOWN pulses to the varying DC voltage signal required by the VCO, achieving an optimum condition between lock-up time and high frequency rejection.



Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

240 Printed in U.S.A.

# WESTERN DIGITAL


### **DM1883A/B** Direct Memory Access Controller

### **FEATURES**

- AUTOMATIC DAISY CHAINING OF BUS AND INTERRUPT ACKNOWLEDGE SIGNALS
- AUTO LOAD OPTION
- SINGLE +5 VDC POWER SUPPLY
- 8 BIT BI-DIRECTIONAL DATA BUS
- TRUE OR COMPLEMENT DATA BUS
- 8 CPU ADDRESSABLE DMAC REGISTERS
- 8 CPU ADDRESSABLE DEVICE REGISTERS
- AUTOMATIC GENERATION OF DEVICE CS DURING DMA AND CPU DEVICE ACCESSES
- 256K MEMORY ADDRESSING
- 64K PROGRAMMABLE PAGE PROTECTION
- BYTE OR WORD DMA TRANSFERS
- INTERRUPT AND BUS REQUEST CAPABILITIES
- END-OF-BLOCK SHUT OFF BY DMAC
- TIME-OUT INTERRUPT CAPABILITY
- SINGLE CLOCK INPUT
- CS, RE, WE, A0-A3 ADDRESSING
- STOP REQUEST INPUT TO DELAY INTER-RUPT OR BUS REQUESTS
- COMPATIBLE WITH OUR FLOPPY DISC CONTROLLERS
- 8 BIT PROGRAMMABLE INTERRUPT ID CODE

### **GENERAL DESCRIPTION**

The DM1883 Direct Memory Access Controller (DMAC) is packaged in a 40 pin standard dual inline package. The chip requires a single +5 power supply input and a single clock input. The device contains 8 CPU addressable registers, and allows for up to 8 CPU addressable device registers if the automatic device chip select feature is used. Byte or word transfers can be programmed, and all memory DMA operations are handshaked for compatibility with a variety of bus structures. Up to 256K bytes of memory can be accessed directly with 64K page protection and nonexistent memory interrupt as options. Bus and Interrupt Acknowledge signals are internally daisy chained, and a STOP REQUEST input prevents new requests while a current request is active. Device accesses are not handshaked, and a BUS HOLD feature is present for high speed devices. Device interrupt input, end-of-block output, and I/O read/write output pins simplify hardware interfacing to the device and the CPU bus. The AUTO LOAD feature allows automatic bootloading of up to 64K bytes or words into memory starting at location zero. An 8 bit interrupt ID code is also provided.



**DM1883 BLOCK DIAGRAM** 

### INTERFACE SIGNALS DESCRIPTIONS

PIN NUMBER	SIGNAL NAME	SYMBOL	FUNCTION			
1	GROUND	VSS	Ground			
2	DATA REQUEST	DRQ	Data service request input from the peripheral device DMA transfer is initiated when this signal goes high			
3	REPLY	REPLY	Active low bi-directional handshake signal for both CPU and DMA transfers.			
4	BACK IN	BACKI	Bus acknowledge in. An active low input signal from the CPU or a previous device in the BACK daisy chain. When low this signal will initiate a DMA transfer if the DMAC was requesting a DMA cycle.			
5, 23, 24, 25	REGISTER SELECTS	A0-A3	These inputs select one of eight DMAC registers or one of eight device registers. When A3 is high the DMAC is selected. When A3 is low the DMAC is deselected and DCS is made low by the DMAC to activate device transfers. CS input to the DMAC must be made low before either the DMAC or the device may be selected by the CPU.			
6	BUS REQUEST	BUSR	Active low output signal to initiate a CPU bus request and to latch A8-A15, A17 of the 18 bit DMA transfer address from DAL0-DAL7, AE8 into an external register.			
7	CHIP SELECT	CS	Active low chip select input signal for CPU controlled operations.			
8	BACK OUT	BACKO	Bus acknowledge out. An active low output signal used to pass BACKI along the daisy chain when the DMAC is not requesting a DMA cycle. This output is not affected by STOPR.			
9	DEVICE SELECT	DCS	Active low device chip select output signal for CPU and DMAC controlled operations.			
10	READ ENABLE	RE	Active low bi-directional read enable for the DMAC and the device.			
11	WRITE ENABLE	WE	Active low bi-directional write enable for the DMAC and the device. RE and WE are inputs during CPU controlled operations, and outputs to the device during DMAC controlled operations.			
12	MEMORY READ	MEMR	Active low output to initiate a memory read during DMA transfers to the peripheral device.			
13	MEMORY WRITE	MEMW	Active low output to initiate a memory write during DMA transfers from the peripheral device.			
14	MASTER RESET	MR	Active low master reset signal to initialize the DMAC.			
15	CLOCK	Cl.K	Clock input			
16	MEMORY SYNC	MSYNC	Active low memory sync output to initiate a memory access during DMA transfers.			
17	READ/WRITE	R/₩	This output indicates the direction of transfer for the peripheral device. High for device-to-memory transfers (READ), and low for memory to device transfers (WRITE). Tied directly to Control Register bit 4.			
18	LOAD ADDRESS LOW	LAL	Active low output signal to latch A0-A7, A16 of the 18-bit DMA transfer address from DAL0-DAL7, AE8 into an external register. BUSR and LAL are compatible with INTEL 8212 devices.			

PIN NUMBER	SIGNAL NAME	SYMBOL	FUNCTION
19	STOP REQUEST	STOPR	Active low input that prevents INTR and BUSR from going low even if a request becomes active. An active INTR or BUSR request will not be affected by this input going low. This signal is used to speed up daisy chaining of bus and interrupt acknowledge inputs, and to prevent new requests while some other request is in the process of being serviced.
20	IACK IN	IACKI	Interrupt acknowledge in. An active <u>low input signal from</u> the CPU or a previous device in the IACK daisy chain. The DMAC is selected when INTR is low and this signal goes low. If RE also goes low while the DMAC is selected via this signal then the interrupt ID code is gated onto DAL0-DAL7.
21	POWER SUPPLY	VCC	+5 VDC power supply input
22	IACK OUT	IACKŌ	Interrupt acknowledge out. An active low output signal used to pass IACKI along the daisy chain when the DMAC is not requesting an interrupt. This output is not affected by STOPR.
26	TRUE DATA BUS	TDB	This input selects a true data bus on the DAL lines when high or open, and a complemented data bus on the DAL lines when low.
27	ADDRESS EXTENSION	AE8	Address extension bit output. Used during DMA operations to extend the address to 18 bits. This bit is true if TDB is high and complemented if TDB is low.
28-35	DATA ACCESS LINES	DAL0-DAL7	An 8-bit bi-directional three-state bus for CPU and DMAC controlled transfers to and from the DMAC. These signals remain in a three-state mode if the peripheral device is selected via A3 instead of the DMAC.
36	BYTE OR WORD	BOW	Byte or word DMA transfer mode input. When high memory addresses are incremented by one after every DMA transfer. When low memory addresses are incremented by two after every DMA transfer and the LSB of the memory address is forced to zero.
37	AUTO LOAD	AUTLD	Active high input to initiate a non-programmed 64K device to memory data transfer.
38	END OF BLOCK	EOB	Active high output to shut off the peripheral device when the transfer count goes to zero.
39	DEVICE INTERRUPT	DINTR	Interrupt service request input from the peripheral device. An interrupt request is generated by the DMAC if this input is high and the device interrupt enable bit in the command register is also set.
40	INTERRUPT REQUEST	INTR	Active low interrupt service request output. This output goes low if: 1) Any one of the three interrupt conditions is active, and 2) The STOPR input is high, and 3) The corresponding interrupt enable bit for the interrupting condition is set.

**NOTE:** The following pins float when not active low and require an external pull-up resistor of 10 K $\Omega$  (or greater) to +5 VDC:

INTR, REPLY, RE, WE, MEMR, MEMW, MSYNC

The following pins have internal 10 K $\Omega$  pull-up resistors to +5 VDC:

TBD, DRQ, DINTR

### **WIRE-ORABLE SIGNALS**

The following output signals can be wired together with a single common pull-up resistor if multiple DMAC chips exist on the same board:

MSYNC, MEMR, MEMW, INTR

### REGISTER SELECTION

A 4-bit address input (A0, A1, A2, A3) is used to select one of 8 internal DMAC registers or to generate a device chip select (DCS) output signal for selection of up to 8 peripheral device registers. The following table details the selection process.

		INP	UTS		OUTPUT	SELECTED
CS	А3	A2	A1	A0	DCS	REGISTER
L	L	Х	Х	Х	L	One of 8 peripheral device registers
L	Н	L	L	L	н	DMAC control regis- ter (0)
L	Н	L	L	н	Н	DMAC status register (1)
L	Н	L	Н	L	н	DMAC TC low register (2)
L	H	L	Н	Н	н	DMAC TC high register (3)
L	Ħ	н	L	L	н	DMAC MA low regis- ter (4)
L	Н	Н	L	н	н	DMAC MA high regis- ter (5)
L	н	н	н	L	Н	DMAC MA ext. regis- ter (6)
L	Н	н	н	н	Н	DMAC ID code regis- ter (7)

NOTE: L = Low voltage level, H = High voltage level, X = don't care.

### TRANSFER COUNT REGISTER (TCR)

A 16-bit counter register that holds the two's complement of the transfer count (words or bytes) for DMA transfer operations. The low order 8 bits are in TC low, and the high order 8 bits are in TC high. The count is incremented by one after every DMA transfer. When the count reaches zero bit 3 of the Status Register is set to a one. If bit 3 in the Command Register is also a one then INTR will go low (providing STOPR is also high). TCR is set to a one on a MASTER RESET to allow a 64K transfer count during auto load.

### **MEMORY ADDRESS REGISTER (MAR)**

An 18-bit counter register that occupies 3 DMA registers. Bits 0-7 are in MA low, bits 8-15 are in MA high, and bits 16-17 are in MA ext. The carry from bit 15 to 16 is enabled if and only if bit 6 of the Command Register is set to a one. If the BOW input pin is high then the MAR is incremented by one after every DMA transfer. If the BOW input pin is low then the MAR is incremented by two after every transfer and bit 0 is forced to a zero. This register is cleared to all zeros on a MASTER RESET.

During a DMA operation the DMA address is gated onto the DAL lines in two 9-bit bytes. The first byte out contains MAR 8-15 on DAL 0-7 and MAR 17 or AE8. The second byte out contains MAR 0-7 on DAL 0-7 and MAR 16 on AE8. The first byte is valid on the trailing edge of BUSR, and the second byte is valid on the trailing edge of LAL. Note that the address can easily be extended to 24 bits by decoding the address of the 2-bit extension register externally and gating the 6 unused bits into an external latch. This would give the system 16 Mbytes of addressing with either 65K or 256K bytes of paging.

### REGISTER DEFINITIONS

### **DMAC CONTROL REGISTER (CR)**

	7	6	5	4	3	2	11	0		
N	/A A	AECE	HBUS	IOM	TCIE	TOIE	DIE	RUN		
BIT	BIT SYMBOL FUNCTION									
0	RUN	Run/sto	p bit. A 1 plac	es the DMAC	in the run mo	ode. A 0 termir	nates DMAC	operation.		
1	DIE	Device i	nterrupt enab	ole. A 1 allows	a high input o	on DINTR to s	et the INTR o	output low.		
2	TOIE	The tim	Time-out interrupt enable. A 1 allows the time-out one-shot to set the INTR output low. The time-out interrupt is set during a DMA transfer if REPLY does not go low within 5 usec of MSYNC going low.							
3	TCIE		r count zero in	•	le. A 1 allows a	a zero in the tr	ansfer count	register to		
4	ЮМ	and a 0 s	nput or output mode. A 1 sets READ mode (from the peripheral device to memory), and a 0 sets WRITE mode (from memory to the peripheral device). This bit also appears as an ungated output on the R/W pin.							
5	HBUS	B.			o hold onto the or word trans	ne bus for the fer.	entire block	instead of		

ВІТ	SYMBOL	FUNCTION
6	AECE	Address extension carry enable. A 1 allows a carry from DMA address bit 15 to propogate into bit 16.
7	N/A	Not used.

NOTE: Bits 1, 2, 3 set INTR low on an active condition if and only if the STOPR input is high.

### **DMAC STATUS REGISTER (SR)**

	7	6	5	4	3	2	1	0			
BL	JSY .	AECE	HBUS	ЮМ	TCZI	TOI	DINT	BOW			
ВІТ	SYMBOL				FUNCTION						
0	BOW	pin. A 1 b after eac	Byte or word data channel. A read only bit that indicates the status of the BOW input pin. A 1 bit indicates byte mode, and the DMA memory address is incremented by one after each DMA transfer. A 0 bit indicates word mode, and the DMA memory address is incremented by two (bit 0 is forced to a 0) after every DMA transfer.								
1	DINT		If set a device interrupt has occurred. This is a read/write bit. Resetting this bit to a zero will reset INTR.								
2	TOI	1	me-out interr reset INTR.	upt has occu	rred. This is a	read/write bi	t. Resetting th	is bit to a			
3	TCZI	If set a to		equals zero	interrupt has	occurred. A re	ead only bit. S	Sets EOB			
4	IOM	Input-ou only bit.	Input-output mode. This bit reflects the status of bit 4 in the Command Register. A read only bit.								
5	HBUS	Hold bus	Hold bus. This bit reflects the status of bit 5 in the Command Register. A read only bit.								
6	AECE		Address extension carry enable. This bit reflects the status of bit 6 in the Command Register. A read only bit.								
7	BUSY		ita transfer no ommand Reg		A read only bi	t that reflects t	the status of bi	t 0 (RUN)			

NOTE: Bits 1, 2, 3 are set if the corresponding condition occurs. The enable bits in the CR affect only the INTR output, and not the Status Register.

### ID CODE REGISTER (IDR)

An 8-bit programmable interrupt ID code register that gives the system an efficient way to establish a jump or vector address during a DMAC interrupt. The register is cleared to all zeros during a MASTER RESET, and must be loaded by the program during system initialization. If INTR is low, and IACKI and RE go low then the contents of this register are gated onto DAL 0-7. IACKI and CS must not be allowed to be low at the same time.

### **MASTER RESET**

All register bits are reset to a zero during a MASTER RESET except the following which are set to ones: TCR bit 0, CR4, CR5, CR6, SR4, SR5, and SR6. This sets up the DMAC for a 64K transfer from the peripheral device to memory starting at address 0. The hold bus mode is also enabled. Execution of an Auto Load will begin DMA transfers under the above conditions.

### **AUTO LOAD**

If the AUTLD input is made active after a MASTER RESET then bits CR3, CR1, and CR0 are also set. This places the DMAC in run mode, and enables two of the interrupt conditions. The DMAC will initiate data transfers, and will continue until either the transfer count reaches zero or a device interrupt occurs. Either event will terminate transfers and generate an interrupt.

### WRITE PROTECT FEATURE

During CPU controlled transfers to the DMAC, if the RUN bit is set then any attempt to write into any of the Memory Address or Transfer Count registers will result in a NOP. REPLY will be made low in any case.

### **CPU CONTROLLED DATA TRANSFERS**

During a CPU controlled transfer the CPU must have control of the system bus. When a CPU cycle is initiated the system decodes the address on the bus. If the DMAC or its associated peripheral device is selected then  $\overline{CS}$  to the DMAC is made low. The DMAC looks at the A3 input. If A3 is low the peripheral device is selected, and  $\overline{DCS}$  is made low. The DMAC will not respond to an active  $\overline{RE}$  or  $\overline{WE}$  if A3 is low, and the DAL bus will stay in a high impedance state. This allows the DMAC DAL bus and the device DAL bus to be tied together if the device DAL bus is also in a high impedence state when the device is not selected.

If A3 is high when  $\overline{CS}$  is low then the DMAC is selected and will respond to an active low  $\overline{RE}$  or  $\overline{WE}$ . A0-A2 selects the DMAC as described under the REGISTER SELECTION section. If  $\overline{RE}$  goes low the DMAC places the contents of the selected register on the DAL bus and activates  $\overline{REPLY}$  to inform the CPU that valid data is on the bus. If  $\overline{WE}$  goes low the DMAC gates the contents of the DAL bus into the selected register and activates  $\overline{REPLY}$  to inform the CPU that data has been accepted.

If the peripheral device has more than 8 registers, or the device has fewer than 8 registers and there are one or more auxiliary registers external to the device, then it may be easier for the user to separate DMAC and device chip selects. In this mode  $\overline{CS}$  to the DMAC is activated if and only if the DMAC is selected and A3 is tied to +5 VDC. The chip select to the device from a CPU controlled data transfer is ORed with  $\overline{DCS}$  out of the DMAC. In this mode  $\overline{DCS}$  will go low if and only if a DMA transfer is in effect and can be used by the controller as a "DMA ACTIVE" signal. Note that in any case actual data transfers to and from the CPU and the peripheral device are done by way of the device's DAL bus, not the DMAC's DAL bus.

### **DMAC CONTROLLED DATA TRANSFERS**

When the DMAC is in RUN mode (CR0=1) it waits for a Data Request (DRQ) input from the peripheral device. When DRQ becomes active the DMAC requests the bus from the CPU by activating BUSR. If STOPR was active when DRQ went active then the DMAC would wait until STOPR went high before activating BUSR. When BACKI goes low in response to an active BUSR the request has been granted and the DMAC controls data transfers between the peripheral device and memory. The direction of the transfer is determined by the status of the READ/WRITE (R/W) output pin. Note that R/W is tied directly to CR4.

## 1.) DEVICE-TO-MEMORY DMA TRANSFERS (CR4=1)

Once the DMAC has been granted the bus the following occurs:

- A.) The DMAC places the high byte of the memory address on the DAL lines, activates DCS, and then raises BUSR. The trailing edge of BUSR can be used to latch the address into an external buffer.
- B.) The DMAC places the low byte of the memory address on the DAL lines while activating LAL, and then activates MSYNC. The trailing edge of LAL can be used to latch the address into an external buffer
- C.) The DAL lines are placed into a high impedence state in anticipation of a data transfer across the bus.
- D.) The DMAC activates RE and then activates MEMW.
- E.) The DMAC waits for REPLY to go low. When REPLY is active the DMAC deactivates MEMW and then deactivates RE.
- F.) If the DMAC is *not* in hold bus mode (CR5=1) then the DMAC deactivates DCS and gives up control of the bus. If the DMAC is in hold bus mode then DCS remains low until after the completion of the final data transfer. Note that BUSR still cycles for every transfer.
- G.) After the completion of every data transfer the memory address register is incremented by one in byte mode or two in word mode.
- H.) After the completion of every data transfer the transfer count is incremented by one. Transfers are considered to be completed when the transfer count equals zero.

# 2.) MEMORY-TO-DEVICE DMA TRANSFERS (CR4=0)

Once the DMAC has been granted the bus it goes through the same steps as in the DEVICE-TO-MEMORY mode with the exception of steps "D" and "E" which are as follows:

- D.) The DMAC activates MEMR and then activates WE.
- E.) The DMAC waits for REPLY to go low. When REPLY is active the DMAC deactivates WE and then deactivates MEMR.


In either mode BACKI will be gated out to BACKO as soon as the DMAC deactivates DCS. This allows other devices in the chain to gain access to the bus immediately.

### **INTERRUPTS**

There are three individually enabled interrupt conditions. If any of the conditions occurs it will set its corresponding bit in the Status Register. If the

appropriate enable bit in the Command Register is set then INTR is also activated. Note that these are independent functions. When INTR is active then the

DMAC can be selected by an active IACKI instead of an active CS. CS and IACKI must not both be active at the same time.



TYPICAL DMAC TO FDC APPLICATION

Once an interrupt condition sets its corresponding bit in the status register the bit stays set until a CPU write to the status register occurs with a zero in the bit position.\* If any one (or more) of the three interrupt condition bits in the Status Register is set then IACKI will not be gated out to IACKO even if the interrupt is *not* enabled.

NOTE: For a transfer-count-equals-zero interrupt condition to be cleared the Transfer Count Register must be loaded with a non-zero count.

The three interrupt conditions are as follows:

### 1.) DEVICE INTERRUPT (DINT)

A device interrupt condition occurs when the DINTR input is made high. This sets SR1 and, if CR1 is set, it activates INTR. The RUN bit is also reset thus terminating all subsequent DMA transfers. A device interrupt could be generated by a number of causes, and the program will have to test the device's Status Register to determine the cause of the interrupt. The DINT status bit in the DMAC Status Register must be cleared by the program as a part of the interrupt service routine.

# 2.) TRANSFER COUNT EQUALS ZERO INTERRUPT (TCZI)

When the TCR is incremented to zero after a DMA transfer the TCZI status bit (SR3) is set and the RÜN bit (CR0) is reset. This terminates all DMA operations and, if CR3 is set, activates INTR. SR3 can be cleared only by loading a non-zero value into the TCR. The EOB output pin is high whenever SR3 is set.

### 3.) TIME-OUT INTERRUPT (TOI)

During any DMA transfer the leading edge of MSYNC triggers an internal time delay of approximately 5 microseconds. If the DMAC does not receive an active low REPLY input within that time delay then the DMA operation is terminated, the RUN bit is reset, and the TOI status bit (SR2) is set. If CR2 is set then INTR is activated. SR2 can only be cleared by writing a zero into that position of the Status Register.


### INTERRUPT OPERATION

When the DMAC activates INTR the CPU responds by activating IACKI. This signal can be daisy chained through all devices. The first device in the chain that has any bit in SR1-SR3 set will block the gating of IACKI out to IACKO. In addition, if INTR is active an IACKI will select the DMAC. An active RE after an IACKI select will gate the contents of the interrupt ID code register onto the DAL lines. The ID code stays active on the DAL lines as long as IACKI and RE are active. This code, which is cleared to zero

by a MASTER RESET and loaded by the program during system initialization, can be used by the system to create a JUMP or VECTOR address for the device interrupt routine. Note that an active CS during a DMAC select via an active IACKI will cause unspecified results. Note also that no condition can activate INTR unless its corresponding enable bit is set and STOPR is high. If STOPR is active when the interrupt condition occurs then the DMAC will hold INTR inactive until STOPR goes inactive. At that time the DMAC will activate INTR automatically.

# DMA PRIORITY SYSTEMS Fixed Priority

A fixed priority can be established in two ways: through a parallel request-grant system or through a CPU controlled daisy chain system. A typical asynchronous parallel DMA priority system is shown. In this system any request generates an active STOPR, which is gated to all devices, and an active DMA request to the CPU. The CPU DMA grant generates a grant to the requesting device with the highest priority. If more than one request is received at the same time then the grants are honored from the highest to the lowest priority. In most cases, however, grants are not received simultaneously. The highest priority devices, therefore, will receive most of the immediate grants with the others being delayed by an active STOPR.



ASYNCHRONOUS PARALLEL DMA PRIORITY SYSTEM

Establishing a fixed priority system through a daisy chain approach requires the CPU monitor a "DMA IN PROGRESS" signal on the bus. This signal can be generated from DCS during a DMA transfer (i.e., DCS•CS). In this mode the CPU activates BACKI and STOPR in response to some bus request. STOPR is tied to all DMA controllers to prevent new bus requests while BACKI is propagating through all non-requesting DMAC devices. When the requesting DMAC gains control over the bus and activates DCS the CPU drops BACKI\*. When DCS is deactivated the CPU deactivates STOPR to allow new requests. In this manner the device physically

closest to the CPU on the daisy chain has highest priority for all request cycles.

NOTE: BACKI and STOPR can be dropped at the same time with no effect on the priority scheme, but the CPU may have to capture new requests until DCS goes high.

### **Rotating Priority**

This is a daisy chain approach that prevents one device from getting most of the bus grants if multiple devices are active at the same time. In this mode any device requesting the bus causes the CPU to activate BACKI. This signal is tied to the BACKI and STOPR inputs of the first DMAC. The BACKO output of the first DMAC goes to the BACKI and STOPR inputs of the second DMAC, and so on. The BACKO output of

the last DMAC in the chain goes back to the CPU to reset its BACKI output. In this mode the first device cannot request again until all other requesting devices in the chain have also been serviced.

In any case, if the CPU has to have the DMA request held active throughout the DMA cycle then the user will have to create this signal on the controller thusly: DMAREQ = BUSR + (DCS·CS). If the device and DMAC chip selects are generated on the controller separately then the CS can be eliminated from the equation. It is needed only to distinguish a CPU chip select from a DMA cycle chip select. Note that in either case the second term in the equation is equivalent to "DMA CYCLE IN PROGRESS" (DMAIP).

### SPECIFICATIONS -

### **Absolute Maximum Ratings**

NOTE: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under dc electrical characteristics.

### **DC Electrical Characteristics**

 $T_A = 0$ °C to +70°C;  $V_{CC} = 5.0V \pm 5\%$ ; GND =0V

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	0.5		0.8	<b>V</b>	
. V <sub>IH</sub>	Input High Voltage	2.4		v <sub>CC</sub>	٧	
VOL	Output Low Voltage			0.45	٧	I <sub>OL</sub> = 1.6 mA
Vон	Output High Voltage	2.4			٧	Aپ 100 – A
IDL	Data Bus Leakage			-50	μA	$V_{1N} = 0.45V$
				10	μA	$V_{IN} = V_{CC}$
li L	Input Leakage			10	μA	V <sub>IN</sub> = V <sub>CC</sub>
¹cc	Power Supply Current		45	90	mA	

NOTE: VOL ≤0.4V when interfacing with low power Schottky parts (IOL <1 mA).

### Capacitance


 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$ 

SYMBOL.	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	f <sub>C</sub> = 1 MHz
C <sub>1/O</sub>	I/O Capacitance			20		Unmeasured pins returned to GND.


### System Clock (CLK) Characteristics

Maximum Frequency = 2.0 MHz Minimum Pulse Width = 250 ns

Maximum Pulse Width = 50% of duty cycle



### **CPU CONTROLLED TRANSFER**



**DMA CONTROLLED TRANSFER TIMING** 

### **AC Electrical Characteristics**

T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V +5%; GND = 0V

SYMBOL	DESCRIPTION	MIN	M	AX. I	UNIT	COND	
CPU CO	CPU CONTROLLED TRANSFER TIMING - READ						
TAR	Address Valid to RE ♥	80			ns		
TCR	CS to RE t	0			ns		
TRE	RE Pulse Width	300			ns		
TRDV	RE ∳ to Data Valid		3	75	ns	CL = 50 pF	
TRR	RE ♥ (A) to REPLY ♥ (A)	50	3	50	ns	CL = 50 pF	
TRA	Address Hold from RE ↓	30			ns		
TRC	CS Hold from RE ∤	0			ns		
TRDF	Data Float from RE.↓		2	00	ns		
CPU CO	NTROLLED TRANSFER TIMING - WRITE						
TAW	Address Valid to WE ♥	80			ns		
TCW	CS ♦ to WE ♦	0			ns		
TDW	Data Valid to WE <b>↓</b>	300			ns	CL = 50 pF	
TWE	WE Pulse Width	300			ns	1	
TWR	WE that o REPLY th	50	35	50	ns	CL = 50 pF	
TWA	Address Hold from WE ↓	30		:	ns		
TWC	CS Hold from WE ↓	0			ns		
TWD	Data Hold from WE <b>∤</b>	30			ns		
SYMBOL	DESCRIPTION	MIN	TYP	MAX.	UNIT	COND	
DMA CO	NTROLLED TRANSFER TIMING						
TCSV1	Indicated CLK Edge to Indicate Signal Valid		150	250	ns	CL = 50 pF	
TCSV2	Indicated CLK Edge to Indicated Signal Valid		250	400	ns	CL = 50 pF	
TAS	DAL Set Up to BUSR ★ or LAL ♥(♠)	80			ns	CL = 50 pF	
ТАН	DAL Hold from BUSR ↑ or LAL ♦ (♣)	50			ns	CL = 50 pF	
TLDF	LAL ★ to DAL Float			250	ns	CL = 50 pF	
TSET	Indicated Signal Setup to Indicated CLK Edge	80			ns		
MISCELL	ANEOUS TIMING ( τ 1 CLOCK PERIOD)						
CS ♦ (A) To	DCS <b>∮</b> (♠) Propogation Delay						
(for A3 lo			150	250	ns	CL = 50 pF	
	♦) to IACKO ♦ (♦) Propogation Delay It Requesting Interrupt		150	250	ns	CL = 50 pF	
BACKI † (4) to BACKO † (4) Propogation Delay				0.5.5			
when Not Requesting Bus  MR Pulse Width		_	150	250	ns	CL = 50 pF	
_		2τ					
1	AUTLD, DRQ, REPLY Pulse Width	1τ					
BOW ∳ (♣) or TDB ∳ (♣) Set Up					. 00		
1	·	500		17 . 400	ns	C1 - 50 5E	
Waiting	) or TDB♥ (♠) Set Up INTR♥ or BUSR♥ from STOPR♠ rom DINTR♠	500		1τ +400 1.5τ +400	ns	CL = 50 pF CL = 50 pF	

NOTE: A 1 TTL load is assumed on all output signals See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

Printed in U.S.A



### WD2143-03 Four Phase Clock Generator

#### **FEATURES**

- IMPROVED VERSION OF WD2143-01
- TRUE AND INVERTED OUTPUTS
- SINGLE 5 VOLT SUPPLY
- TTL COMPATABLE
- ON CHIP OSCILLATOR
- TTL CLOCK INPUT
- TTL CLOCK OUTPUTS
- PROGRAMMABLE PULSE WIDTHS
- PROGRAMMABLE PHASE WIDTHS
- NO EXTERNAL CAPACITOR

### **GENERAL DESCRIPTION**

The WD2143-03 Four-Phase Clock Generator is a MOS/LSI device capable of generating four phase clocks. The output pulse widths are controlled by tying an external resistor to the proper control inputs. All pulse widths may be set to the same width by tying the  $\phi$ PW line through an external resistor. Each pulse width can also be individually programmed by tying a resistor through the appropriate  $\phi$ 1PW— $\phi$ 4PW control inputs.




Figure 1 WD2143-03 PIN CONNECTIONS AND BLOCK DIAGRAM

### **DEVICE OPERATION**

Each of the phase outputs can be controlled individually by typing an external resistor from  $\phi$ 1PW- $\phi$ 4PW to a +5V supply. When it is desired to have  $\phi$ 1 through  $\phi$ 4 outputs the same width, the  $\phi$ 1PW- $\phi$ 4PW inputs should be left open and an external resistor tied from the  $\phi$ PW (Pin 17) input to +12V.

STROBE IN (pin 11) is driven by a TTL square wave. Each of the four phase outputs provide both true and inverted signals, capable of driving 1 TTL load each.

PIN NUMBER	SYMBOL	DESCRIPTION
1, 3, 5, 7	$\overline{\phi}$ 1 $\overline{-\phi}$ 4	Four phase clock outputs. These outputs are inverted (active low).
2, 4, 6, 8	φ1-φ4	Four Phase clock outputs. These outputs are true (active high).
9	GND	Ground
10	NC	No connection
11	STB IN	Input signal to initiate four-phase clock outputs.
12	NC	No connection
13-16	φ1 <b>PW</b> -φ4 <b>PW</b>	External resistor inputs to control the individual pulse widths of each output. These pins can be left open if $\phi {\rm PW}$ is used.
17	φ <b>PW</b>	External resistor input to control all phase outputs to the same pulse widths.
18	V <sub>cc</sub>	$+5V \pm 5\%$ power supply input

Table 1 PIN DESCRIPTIONS

### **TYPICAL APPLICATIONS**




Figure 2 WRITE PRECOMP OPERATION WITH F.S.L. WD1691




Figure 3 TTL SQUARE WAVE OPERATION




Figure 4 EQUAL PULSE WIDTH OUTPUTS




Figure 5 INDIVIDUAL PULSE WIDTH OUTPUTS




Figure 6 WRITE PRECOMP FOR FLOPPY DISK




Figure 7 WD2143-03 TIMING DIAGRAM

### **SPECIFICATIONS**

Absolute Maximum Ratings

Operating Temperature 0° to +70° C

Voltage on any pin with -0.5 to +7V

respect to Ground\*

Power Dissipation 1 Watt

Storage Temperature plastic -55° to +125° C

ceramic -65° to +150°C

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to the DC electrical characteristics specified.

\*Pin 17 = -0.5V to +12V. Increasing voltage on Pin 17 will decrease  $T_{DW}$ .

### DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 5\%$ , GND = OV,  $T_A = 0^{\circ}$  to 70°C.

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	CONDITIONS
VOL	TTL low level output	·	0.4	٧	iOL = 1.6 mA
Voн	TTL high level output	2.0		V	$iOH = -100 \mu A$
VIL	STB in low voltage		8.0	٧	
VIH	STB in high voltage	2.4		٧	
icc	Supply Current		80	mA	All outputs open

Table 2 DC ELECTRICAL CHARACTERISTICS

### **SWITCHING CHARACTERISTICS**

 $V_{CC}$  =5V  $\pm$  5%, GND = 0V TA = 0° to 70° C

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	CONDITIONS
tPD	STB IN to Ø1		140	ns	
tpw	Pulse Width (any output)	100	300	ns	CL = 30pf
<sup>t</sup> PR	Rise Time (any output)		30	ns	CL = 30pf
tPF	Fall Time (any output)		25	ns	CL = 30pf
fs	STROBE PULSE WIDTH		1.0	μs	combined tpw = 400 ns
tDPW	Pulse Width Differential		± 10	%	Referenced to Ø1, 100-300

Table 3 SWITCHING CHARACTERISTICS

NOTE: TpW measured at 50% VoH Point; VoL = 0.8V, VoH = 2.0V.

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

256 Printed in U.S.A.

## WESTERN DIGITAL

C O R P O R A T / O N

### WD9216-00/WD9216-01 Floppy Disk Data Separator — FDDS

### **FEATURES**


- PERFORMS COMPLETE DATA SEPARATION FUNCTION FOR FLOPPY DISK DRIVES
- SEPARATES FM OR MFM ENCODED DATA FROM ANY MAGNETIC MEDIA
- ELIMINATES SEVERAL SSI AND MSI DEVICES NORMALLY USED FOR DATA SEPARATION
- NO CRITICAL ADJUSTMENTS REQUIRED
- COMPATIBLE WITH WESTERN DIGITAL 179X, 176X AND OTHER FLOPPY DISK CONTROLLERS
- SMALL 8-PIN DUAL-IN-LINE PACKAGE
- +5 VOLT ONLY POWER SUPPLY
- TTL COMPATIBLE INPUTS AND OUTPUTS

#### GENERAL DESCRIPTION


The Floppy Disk Data Separator provides a low cost solution to the problem of converting a single stream of pulses from a floppy disk drive into separate Clock and Data inputs for a Floppy Disk Controller.

The FDDS consists primarily of a clock divider, a long-term timing corrector, a short-term timing corrector, and reclocking circuitry. Supplied in an 8-pin Dual-In-Line package to save board real estate, the FDDS operates on +5 volts only and is TTL compatible on all inputs and outputs.

The WD9216 is available in two versions; the WD9216-00, which is intended for 51/4" disks and the WD9216-01 for 51/4" and 8" disks.



PIN CONFIGURATION



FLOPPY DISK DATA SEPARATOR BLOCK DIAGRAM

### **ELECTRICAL CHARACTERISTICS**

### **MAXIMUM RATINGS\***

Operating Temperature Range.....0°C to +70°C Storage Temperature Range.....-55°C to 125°C Positive Voltage on any Pin, with respect to ground.....+8.0V Negative Voltage on any Pin, with respect to ground....-0.3V

\* Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists it is suggested that a clamp circuit be used.

**OPERATING CHARACTERISTICS** ( $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ , unless otherwise noted)

	PARAMETER	MIN.	TYP.	MAX.	UNITS	COMMENTS
D.C. CHARACTERISTICS						
INPUT VOLTAGE LEVELS						
Low Level VIL				0.8	V	
	h Level VIH	2.0		:	V	
	JT VOLTAGE LEVELS					
	Level VOL			0.4	V	IOL = 1.6mA
	h Level VOH	2.4			V	$IOH = -100 \mu A$
	CURRENT			40		0 < 1/2 < 1/2 =
	kage IIL			10	μΑ	0 ≤ NIN ≤ NDD
1	CAPACITANCE			10	26	
	nputs R SUPPLY CURRENT			10	pF	
IDD				50	mA	
				50	111/5	
Symbol	RACTERISTICS					
fCY	REFCLK Frequency	0.2		4.3	MHz	WD 9216-00
fCY	REFCLK Frequency	0.2		8.3	MHz	WD 9216-01
tCKH	REFCLK High Time	50		2500	ns	110021001
tCKL	REFCLK Low Time	50		2500	ns	
tSDON	REFCLK to SEPD "ON" Delay		100		ns	
tSDOFF	REFCLK to SEPD "OFF" Delay		100		ns	
tSPCK	REFCLK to SEPCLK Delay	100			ns	
tDLL	DSKD Active Low Time	0.1		100	μS	
<sup>t</sup> DLH	DSKD Active High Time	0.2		100	μS	




Figure 3. AC CHARACTERISTICS

### **DESCRIPTION OF PIN FUNCTIONS**

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
1	Disk Data	DSKD	Data input signal direct from disk drive. Contains combined clock and data waveform.
2	Separated Clock	SEPCLK	Clock signal output from the FDDS derived from floppy disk drive serial bit stream.
3	Reference Clock	REFCLK	Reference clock input.
4	Ground	GND	Ground.
5,6	Clock Divisor	CD0, CD1	CD0 and CD1 control the internal clock divider circuit. The internal clock is a submultiple of the REFCLK according to the following table:  CD1 CD0 Divisor  0 0 1  0 1 2  1 0 4  1 1 8
7	Separated Data	SEPD	SEPD is the data output of the FDDS
8	Power Supply	VCC	+ 5 volt power supply




Figure 1.

TYPICAL SYSTEM CONFIGURATION (51/4" Drive, Double Density)

### **OPERATION**

A reference clock (REFCLK) of between 2 and 8 MHz is divided by the FDDS to provide an internal clock. The division ratio is selected by inputs CD0 and CD1. The reference clock and division ratio should be chosen per table 1.

The FDDS detects the leading edges of the disk data pulses and adjusts the phase of the internal clock to provide the SEPARATED CLOCK output.

Separate short and long term timing correctors assure accurate clock separation.

The internal clock frequency is nominally 16 times the SEPCLK frequency. Depending on the internal timing correction, the internal clock may be a minimum of 12 times to a maximum of 22 times the SEPCLK frequency.

The reference clock (REFCLK) is divided to provide the internal clock according to pins CD0 and CD1.

TABLE 1: CLOCK DIVIDER SELECTION TABLE

DRIVE (8" or 51/4")	DENSITY (DD or SD)	REFCLK MHz	CD1	CD0	REMARKS
8	DD	8	0	0	Select either one
8	SD	8	0	1	
8	SD	4	0	0	
51/4 51/4	DD DD	8 4	0	1 0	Select either one
51/4	SD	8	1	0	Select any one
51/4	SD	4	0	1	
51/4	SD	2	0	0	




Figure 2.

See page 725 for ordering information.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at anytime without notice.

260 Printed in U.S.A.